

Serial-in / Parallel-out Driver Series

Serial / Parallel 2-input Drivers

BU2098F, BU2090F, BU2090FS



No.11051EBT04

Description

Serial-in-parallel-out driver is a open drain output driver. It incorporates a built-in shift register and a latch circuit to turn on a maximum of 12 LED by a 2-line interface, linked to a microcontroller.

A open drain output provides maximum of 25mA current.

Features

- 1) LED can be driven directly. (Output current 25mA)
- 2) 8/12 Bit parallel output
- 3) This product can be operated on low voltage.
- 4) Compatible with I²C BUS. (BU2098)


Use


For AV equipment such as, audio stereo sets, videos and TV sets, PCs, control microcontroller mounted equipment.

●Line up

Parameter	BU2098F	BU2090F	BU2090FS	Unit		
Output current	25	25		mA		
Output line	8	1	12			
Package	SOP16	SOP16	SSOP-A16	_		

Thermal derating curve





Electrical characteristics

BU2098F (unless otherwise noted, VDD=5V, Vss=0V, Ta=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Input High-level voltage	VIH	0.7×VDD	-	-	٧	
Input Low-level voltage	VIL	-	-	0.3×VDD	V	
Output Low-level voltage	Vol	-	-	0.4	V	IOUT=10mA
Input Low-level current	lı∟	-		2.0	μΑ	VIN=0
Input High-level current	lін	-	-	-2.0	μΑ	VIN=VDD
Output leakage current	loz	-	-	±5.0	μΑ	Output=High impedance VOUT=VDD
Static dissipation current	IDD	-	-	2.0	μΑ	

BU2090F/BU2090FS (unless otherwise noted, VDD=5V, Vss=0V, Ta=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
lancet I limb laced valtage	\ /···	3.5	-	-	V	VDD=5V
Input High-level voltage	VIH	2.5	-	-	V	VDD=3V
lanut laur laural valtana	\ /··	-	-	1.5	V	VDD=5V
Input Low-level voltage	VIL	-	-	0.4	V	VDD=3V
0	Vol	-	-	2.0	V	VDD=5V,IOL=20mA
Output Low-level voltage		-	-	1.0	V	VDD=3V,IOL=5mA
"H" output disable current	lozh	-	-	10	μA	Vo=25V
"L" output disable current	lozL	-		-5.0	μΑ	Vo=0V
Otatia dia sia stia a suma at	1	-	-	5.0	μA	VDD=5V
Static dissipation current	IDD			3.0	μA	VDD=3V

●Operating conditions (Ta=25°C, Vss=0V)

Parameter	Symbol	Lin	Unit	
		BU2098F	BU2090F/BU2090FS	Unit
Power Supply Voltage	VDD	+2.7	V	
Output Voltage	Vo	0 to +15 0 to +25		V

●Absolute maximum ratings BU2098F, BU2090F, BU2090FS

Daramatar	Cumbal		Lloit			
Parameter	Symbol	BU2098F	BU2090F	BU2090FS	Unit	
Power supply voltage	VDD	-0.5 to +7.0	-0.5 to +7.0 -0.3 to +7.0V		V	
Power dissipation1	Pd1	300 * ¹	300 * ¹	500 * ²		
Power dissipation2	Pd2	-	500 * ³	650 * ⁴	mW	
Operating temperature range	Topr		-40 to +85			
Storage temperature range	Tstg		-55 to +125			
Output voltage	Vo	Vss to +18.0 Vss-0.3 to +25V			V	
Input voltage	Vin	-0.5 to VDD+0.5	V			

Allowable loss of single unit

* Reduced by 3mW/°C over 25°C. (BU2098F)

*1 Reduced by 3mW/°C over 25°C.

^{*2} Reduced by 5mW/°C over 25°C.

^{*3} Reduced by 5.0mW for each increase in Ta of 1°C over 25°C.(When mounted on a board 70mm×70mm×1.6mm Glass-epoxy PCB)

^{*4} Reduced by 6.5mW for each increase in Ta of 1°C over 25°C.(When mounted on a board 70mm×70mm×1.6mm Glass-epoxy PCB)


●Pin descriptions BU2098F

PIN No.	Pin Name	I/O	Function
1	A0	I	
2	A1	I	Address input, internally pull-up
3	A2	I	
4	Q0		
5	Q1		On an dualing systems
6	Q2	0	Open drain output
7	Q3		
8	Vss	-	GND
9	Q4		
10	Q5		On an durin systems
11	Q6	0	Open drain output
12	Q7		
13	N.C.	-	Non connected
14	SCL	I	Serial clock input
15	SDA	I/O	Serial data input/output
16	Vdd	-	Power supply


BU2090F/BU2090FS

U2090F/BC	<u> </u>		T.					
PIN No.	Pin Name	I/O			Function			
1	Vss	1	GND					
2	DATA	I	Serial data input					
3	CLOCK	I	Data shift clock input (rising edge trigger) The shift data is transferred to the output when the input data logic level is high during the falling transition of the clock pulse.					
4	Q0							
5	Q1							
6	Q2							
7	Q3							
8	Q4		Parallel data outpu	ıt (Nch Oper	n Drain FET)			
9	Q5	0						
10	Q6	O	Latch data	L	Н			
11	Q7		Output FET	ON	OFF			
12	Q8							
13	Q9							
14	Q10							
15	Q11							
16	VDD	-	Power supply					

●Block diagram BU2098F



BU2090F/BU2090FS



Interfaces

Interfaces				
BU2090F/BU2090FS	BU2090F/BU2090FS	BU2098F		
DATA, CLOCK	Q0~Q11	Q0~Q7		
SND (V _{SS}) GND (V _{SS}) GND (V _{SS})	OUT GND (V _{ss})	OUT GND (V _{SS})		
BU2098F	BU2098F	BU2098F		
A0∼A2	SDA	SCL		
GND (V _{SS}) GND (V _{SS}) GND (V _{SS})	GND (V _{SS}) GND (V _{SS})	GND (V _{SS}) GND (V _{SS})		

[BU2098F]

●AC characteristics (Unless otherwise noted, VDD=5V, Vss=0V, Ta=25°C)

Darameter	Cumbal	Fast mode I ² C BUS		Standard mode I ² C BUS		Unit	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	
SCL clock frequency	fscl	0	400	0	100	kHz	
Bus free time between start-stop condition	tBUS	1.3	-	4.7	-	μs	
Hold time start condition	thd:STA	0.6	-	4.0	-	μs	
Low period of the SCL clock	tLOW	1.3	-	4.7	-	μs	
High period of the SCL clock	tHIGH	0.6	-	4.0	-	μs	
Set up time Re-start condition	tsu:sta	0.6	-	4.7	-	μs	
Data hold time	thd:dat	0	0.9	0	-	μs	
Data set up time	tsu:dat	100	-	250	-	ns	
Rise time of SDA and SCL	tR	20+0.1Cb	300	-	1000	ns	
Fall time of SDA and SCL	tF	20+0.1Cb	300	-	300	ns	
Set up time stop condition	tsu:sto	0.6	-	4.0	-	μs	
Capacitive load for SDA line and SCL line	Cb	-	400	-	400	pF	

●Timing chart




Fig.1 SDA, SCL timing chart

Function

OStart condition

The start condition is a "HIGH" to "LOW" transition of the SDA line while SCL is "HIGH".

OStop condition

The stop condition is a "LOW" to "HIGH" transition of the SDA line while SCL is "HIGH".




Fig.2 Start / Stop condition

OAcknowledge

The master (µp) puts a resistive "HIGH" level on the SDA line during the acknowledge clock pulse. The peripheral (audio processor) that acknowledge has to pull-down ("LOW") the SDA line during the acknowledge clock pulse, so that the SDA line is stable "LOW" during this clock pulse.

The slave which has been addressed has to generate an acknowledgement after the reception of each byte, otherwise the SDA line remains at the "HIGH" level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.




Fig.3 Acknowledge

OWrite DATA

Send the stave address from master following the start condition (S). This address consists of 7 bits. The left 1 bit (the foot bit) is fixed "0". The stop condition (P) is needed to finish the data transferred. But the re-send starting condition (Sr) enables to transfer the data without STOP (P).




Fig.4 DATA transmit

OData format

The format is following.




Table 1 for WRITE format

Clave address	A0~A2	Each bit can be defined by the input levels of pins A0~A3.	
Slave address	A3~A6	These 4 bits are fixed.	
	R/W	"0"	
Write Data	D0~D7	Write "1" to D0 makes Q0 pin High-impedance. And write "0" makes Q0 pin LOW. D[1:7] and Q[1:7] are same as D0 and Q0.	

Table 2 for (A2, A1, A0) to SLAVE ADDRESS

A6	A5	A4	А3	A2	A1	A0	Slave address
0	1	1	1	0	0	0	38H
0	1	1	1	0	0	1	39H
0	1	1	1	0	1	0	ЗАН
0	1	1	1	0	1	1	3ВН
0	1	1	1	1	0	0	3CH
0	1	1	1	1	0	1	3DH
0	1	1	1	1	1	0	3EH
0	1	1	1	1	1	1	3FH
<	Fixed for	BU2098F	\rightarrow	Define	d by external pin	→ A0~A2	

OData transmission timing





Fig.5 Timing chart for WRITE

Command sample for driving LEDs. These are all off. (terminal A0~A2 is open)



· RESET CONDITION

After reset, Q0~Q7 pins are ON. (LEDs are all ON.)

• RISING TIME OF POWER SUPPLY

VDD must rise within 10ms. If the rise time would exceed 10ms, it is afraid not to reset the BU2098F.





Fig.6 Rising time of power supply

[BU2090F/BU2090FS]


●AC characteristics (unless otherwise noted, VDD=5V, Vss=0V, Ta=25°C)

Parameter	Cymbol		Limit	Unit	Condition		
Farameter	Symbol	Min.	Тур.	Max.	Offic	Condition	
Minimum alogk fraguency	4.4.	500	-	-	ns	VDD=5V	
Minimum clock frequency	tw	1000	-	-	ns	VDD=3V	
Data shift set up time	tou	200	-	-	ns	VDD=5V	
Data shift set up time	tsu	300	-	-	ns	VDD=3V	
Data shift hold time	tH	200	-	-	ns	VDD=5V	
Data shift hold time		400	-	-	ns	VDD=3V	
Data latebast up time	tLSUH	50	-	-	ns	VDD=5V	
Data latch set up time		100	-	-	ns	VDD=3V	
Data latch hold time	tLHH	250	-	-	ns	VDD=5V	
		500	-	-	ns	VDD=3V	
Data latch "L"	tlsul	200	-	-	ns	VDD=5V	
set up time	ILSUL	400	-	-	ns	VDD=3V	
Data latch "L"	41.111	250	-	-	ns	VDD=5V	
hold time	tLHL	500	-	-	ns	VDD=3V	


Switching time test circuit



Switching time test waveforms




●Timing chart 【BU2098F】



Note) Diagram shows a status where a pull-up resistor is connected to output.

[BU2090F/BU2090FS]



Note2) Output terminal is provided with a pull-up resistor.

Notes for use

1. Absolute maximum ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down the devices, thus making impossible to identify breaking mode, such as a short circuit or an open circuit. If any over rated values will expect to exceed the absolute maximum ratings, consider adding circuit protection devices, such as fuses.

2. Connecting the power supply connector backward

Connecting of the power supply in reverse polarity can damage IC. Take precautions when connecting the power supply lines. An external direction diode can be added.

3. Power supply lines

Design PCB layout pattern to provide low impedance GND and supply lines. To obtain a low noise ground and supply line, separate the ground section and supply lines of the digital and analog blocks. Furthermore, for all power supply terminals to ICs, connect a capacitor between the power supply and the GND terminal. When applying electrolytic capacitors in the circuit, not that capacitance characteristic values are reduced at low temperatures.

4. GND voltage

The potential of GND pin must be minimum potential in all operating conditions.

5. Thermal design

Use a thermal design that allows for a sufficient margin in light of the power dissipation (Pd) in actual operating conditions.

6. Inter-pin shorts and mounting errors

Use caution when positioning the IC for mounting on printed circuit boards. The IC may be damaged if there is any connection error or if pins are shorted together.

7. Actions in strong electromagnetic field

Use caution when using the IC in the presence of a strong electromagnetic field as doing so may cause the IC to malfunction.

8. Testing on application boards

When testing the IC on an application board, connecting a capacitor to a pin with low impedance subjects the IC to stress. Always discharge capacitors after each process or step. Always turn the IC's power supply off before connecting it to or removing it from a jig or fixture during the inspection process. Ground the IC during assembly steps as an antistatic measure. Use similar precaution when transporting or storing the IC.


9. Ground Wiring Pattern

When using both small signal and large current GND patterns, it is recommended to isolate the two ground patterns, placing a single ground point at the ground potential of application so that the pattern wiring resistance and voltage variations caused by large currents do not cause variations in the small signal ground voltage. Be careful not to change the GND wiring pattern of any external components, either.


10. Unused input terminals


Connect all unused input terminals to VDD or VSS in order to prevent excessive current or oscillation. Insertion of a resistor ($100k\Omega$ approx.) is also recommended.

Ordering part number





SOP16





SSOP-A16





Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/