

# CD4048B Types


# CMOS Multifunction **Expandable 8-Input Gate**

High-Voltage Types (20-Volt Rating)

CD4048B is an 8-input gate having four control inputs. Three binary control inputs - Ka, Kb, and Kc - provide the implementation of eight different logic functions. These functions are OR, NOR, AND, NAND, OR/AND, OR/NAND, AND/OR and AND/NOR.

A fourth control input, Kd, provides the user with a 3-state output. When control input Kd is high, the output is either a logic 1 or a logic 0 depending on the inner states. When control input Kd is low, the output is an open circuit. This feature enables the user to connect this device to a common bus line.


MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5V to V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}$ C to $+125^{\circ}$ C	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	• • • • • •
FOR $T_A = FULL PACKAGE-TEMPERATURE RANGE (A)$	Il Package Types)
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch (1.59 $\pm 0.79$ mm) from cas	e for 10s max+265°C



#### Features:

plastic


- Three-state output
- Many logic functions available in one package
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V (full package-temperature range), 100 nA at 18 V and 25<sup>o</sup>C
- Noise margin (full package-temperature range) = 1 V at  $V_{DD}$ =5 V, 2 V at  $V_{DD}$ = 10 V, 2.5 V at V<sub>DD</sub>=15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices''



**RECOMMENDED OPERATING CONDITIONS** 

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERICTIC	LIM		
CHARACTERISTIC	<b>MIN.</b>	MAX.	UNITS
Supply-Voltage Range (For T <sub>A</sub> = Full Package Temperature Range)	3	18	V



**TERMINAL ASSIGNMENT** 

#### - Decoding Encoding

In addition to the eight input lines, an EXPAND

input is provided that permits the user to

increase the number of inputs into a CD4048B

(see Fig. 2). For example, two CD4048Bs can be

cascaded to provide a 16-input multifunction

gate. When the EXPAND input is not used, it

The CD4048B-series types are supplied in

16-lead hermetic dual-in-line ceramic packages

packages (E suffix), 16-lead small-outline

packages (M, M96, MT, and NSR suffixes), and

16-lead thin shrink small-outline packages (PW

should be connected to VSS.

and PWR suffixes).

(F3A suffix), 16-lead dual-in-line

### CD4048B Types




Fig. 4 - 12-input OR/AND gate.

÷

Fig. 5 - 16-input NOR gete.

Fig. 9 - Minimum output high (source) current characteristics.

CURR

OUTPUT


CURRENT (I OH

200

OUTPUT

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONI	DITIO	vs	LIMI	TS AT	INDICA	TED TE	MPERA	TURES	(°C)	UNITS
ISTIC	Vo	VIN	VDD						+25		
	(V)	(V)	(V)	55	40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	
Current,		0,10	10	0.5	0.5	15	- 15	-	0.01	0.5	μA
FDD Max.		0,15	15	1	1	30	30	-	0.01	1	1 <sup>μΑ</sup>
	-	0,20	20	5	5	150	150	-	0.02	5	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	·	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	. –	mA
(Source) Current, IOH Min.	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	1
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		]
TOH WITT.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5		0	.05		-	0	0.05	
Low-Level, VOL Max.	-	0,10	10		0	.05		-	0	0.05	
VOL Wax.	-	0,15	15		0.05			<u></u>	0	0.05	. v.
Output Voltage:		0,5	5		4	.95		4.95	5	-	ľ
High-Level,		0,10	10		9	.95		9.95	10		
VOH Min.	<b>—</b> .	0,15	15		14	.95		14.95	15	-	
Input Low	0.5,4.5	_	5		1	.5				1.5	
Voltage,	1,9		10			3		—		3	
VIL Max.	1.5,13.5	-	15			4			—	4	
Input High	0.5,4.5	-	5		3	.5		3.5	—.	—	V
Voltage,	1,9	_	10			7		7	-	_	
VIH Min.	1.5,13.5		15			1		11	_	—	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ
3-State Output Current, IOUT	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10 <sup>-4</sup>	±0.4	μΑ



as a function of load capacitance.





Fig. 11 - Typical transition time vs. load capacitance.

#### IMPLEMENTATION OF EXPAND INPUT FOR 9 OR MORE INPUTS

OUTPUT FUNCTION	FUNCTION NEEDED AT EXPAND INPUT	OUTPUT BOOLEAN EXPRESSION
NOR	OR	J=(A+B+C+D+E+F+G+H)+(EXP)
OR	OR	J=(A+B+C+D+E+F+G+H)+(EXP)
AND	NAND	J=(ABCDEFGH)·(EXP)
NAND	NAND	J=(ABCDEFGH)·(EXP)
OR/AND	NOR	J=(A+B+C+D)·(E+F+G+H)·(EXP)
OR/NAND	NOR	J=(A+B+C+D)·(E+F+G+H)·(EXP)
AND/NOR	AND	J=(ABCD)+(EFGH)+(EXP)
AND/OR	AND	J=(ABCD)+(EFGH)+(EXP)

Note: (EXP) designates the EXPAND function (i.e.,  $X_1+X_2+\ldots,X_N$ ).

NOTE: Refer to FUNCTION TRUTH TABLE for connection of unused inputs.



3

					-
	TEST CONDI	-	LIM		
CHARACTERISTIC		VDD	All Packa	ge Types	UNITS
		V	Тур.	Max.	
Propagation Delay: tpHL,tpLH	•	5	300	600	
inputs to Output and		10	150	300	
Ka to Output		15	120	240	ł
Kb to Output	ĺ	5	225	450	1. A.
		10	85	170	· · · ·
·		15	55	110	
Kc to Output		5	140	280	
		10	50	100	
		15	40	80	
Expand Input to Output		5	190	380	ns
		10	90	180	
		15	65	130	
3-State Propagation Delay:		5	80	160	
Kd to Output tpHZ,tpLZ	$R_L=1 k\Omega$	10	35	70	
<sup>t</sup> PZH, <sup>t</sup> PZL	See Fig.21	15	25	50	
Transition Time: tTHL, tTLH		5	100	200	
		10	50	100	
		15	40	80	
Input Capacitance: C <sub>1</sub>	Any inpu	ut 👘	5	7	~F
3-State Output Capacitance			5	10	pF

# DYNAMIC CHARACTERISTICS at T<sub>A</sub>=25°C, C<sub>L</sub>=50 pF, Input t<sub>r</sub>,t<sub>f</sub>=20 ns, R<sub>L</sub>=200 k $\Omega$ unless otherwise specified





Fig. 13 – Dynamic power dissipation test circuit.

#### FUNCTION TRUTH TABLE


OUTPUT FUNCTION	BOOLEAN EXPRESSION	ĸa	κ <sub>b</sub>	κ <sub>c</sub>	UNUSED INPUT*
NOR	J≈A+B+C+D+E+F+G+H	0	0	0	V <sub>SS</sub>
OR	J=A+B+C+D+E+F+G+H	0	0	1	V <sub>SS</sub>
OR/AND	J=(A+B+C+D)•(E+F+G+H)	0	1	0	V <sub>SS</sub>
OR/NAND	J=(A+B+C+D)•(E+F+G+H)	0	1	1	V <sub>SS</sub>
AND	J≂ABCDEFGH	1	0	0	VDD
NAND	J=ABCDEFGH	1	0	1	V <sub>DD</sub>
AND/NOR	J=ABCD+EFGH	1	1	0	V <sub>DD</sub>
AND/OR	J=ABCD+EFGH	1	1	1	VDD
K <sub>d</sub> =1 Norm	al Inverter Action				
K <sub>d</sub> =0 High	Impedance Output				

EXPAND Input=0


\* See Figs. 1,2,3,4, and 5.



**TEST CIRCUITS - DYNAMIC MEASUREMENTS** 



9205-31671






Fig. 18 - Waveforms for t<sub>PHL</sub> and t<sub>PHL</sub> (AND).





Fig. 20 – Test circuit for t<sub>PZL</sub>, t<sub>PZH</sub>, t<sub>PLZ</sub>, and t<sub>PHZ</sub> (AND).



INPUT

OUTPUT

THL

50%


10%

TLH

9265-22265

Fig. 19 — Waveforms for t<sub>THL</sub> and t<sub>TLH</sub> (AND).

Fig. 21 – Waveforms for t<sub>PZL</sub>, t<sub>PZH</sub>, t<sub>PLZ</sub>, and t<sub>PHZ</sub> (AND).



Dimensions and ped layout for CD4048BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .



## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
					-	()	(6)	(-)			
CD4048BE	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4048BE	Samples
CD4048BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4048BF3A	Samples
CD4048BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4048BM	Samples
CD4048BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4048BM	Samples
CD4048BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM048B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

4-Feb-2021

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4048B, CD4048B-MIL :

- Catalog: CD4048B
- Military: CD4048B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are	nominal
-----------------	-----	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4048BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CD4048BM96	SOIC	D	16	2500	340.5	336.1	32.0	



www.ti.com

5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4048BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4048BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4048BM	D	SOIC	16	40	507	8	3940	4.32
CD4048BPW	PW	TSSOP	16	90	530	10.2	3600	3.5

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0016A**



# **PACKAGE OUTLINE**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



# PW0016A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0016A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated