

# CMOS 4-Bit Magnitude Comparator

High Voltage Types (20-Volt Rating)

■ CD4063B is a 4-bit magnitude comparator designed for use in computer and logic applications that require the comparison of two 4-bit words. This logic circuit determines whether one 4-bit word (Binary or BCD) is "less than", "equal to", or "greater than" a second 4-bit word.

The CD4063B has eight comparing inputs (A3, B3, through A0, B0), three outputs (A < B, A = B, A > B) and three cascading inputs (A < B, A = B, A > B) that permit systems designers to expand the comparator function to 8, 12, 16 . . . 4N bits. When a single CD4063B is used, the cascading inputs are connected as follows: (A < B) = low, (A = B) = high, (A > B) = low.

For words longer than 4 bits, CD4063B devices may be cascaded by connecting the outputs of the less-significant comparator to the corresponding cascading inputs of the more-significant comparator. Cascading inputs (A < B, A = B, and A > B) on the least significant comparator are connected to a low, a high, and a low level, respectively.

The CD4063B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). This device is pin-compatible with the standard 7485 TTL type.

#### Features:

- Expansion to 8, 12, 16....4N bits by cascading units
- Medium-speed operation:

compares two 4-bit words in 250 ns (typ.) at 10 V

m 250 ms (typ./ at 10 v

- 100% tested for quiescent current at 20 V
- Standardized symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package temperature range)

range) = 1 V at 
$$V_{DD}$$
 = 5 V

$$2.5 V \text{ at } V_{DD} = 15 V$$

 Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"


#### Applications:

Servo motor controls Process controllers

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)0.5V to +20V	/
INPUT VOLTAGE RANGE, ALL INPUTS	ł –
DC INPUT CURRENT, ANY ONE INPUT	٩.
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	1
For T <sub>A</sub> = +100°C to +125°CDerate Linearity at 12mW/°C to 200mW	ł
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	/
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C	;
LEAD TEMPERATURE (DURING SOLDERING);	

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max ..... +265°C



\*P TOTAL \* \*P (COMPARE) + ? X \*P (CASCADE), AT \*DD = 18V (3 STAGES)

= 250 + (2 x 200) = 650 ns (TYP.)


Fig. 1 — Typical speed characteristics of a 12-bit comparator.

ts word A

CASCADING

A+B

WORD BI



FUNCTIONAL DIAGRAM

A>Ð

- A+B

- A<B

92CS-245/6

TERMINAL ASSIGNMENT

RECOMMENDED OPERATING CONDITIONS For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIŇ		
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For T <sub>A</sub> =Full Package- Temperature Range)	3	18	v

# CD4063B Types

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	CONE		VS	LIMI	TS AT I	NDICAT	ED TEN	APERA	TURES (	°C)	UNITS		
ISTIC	Vo	VIN	VDD						+25				
	(V)	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.			
Quiescent Device	· –	0,5	5	5	5	150	150	_	0.04	5			
Current,	_	0,10	10	10	10	300	300	-	0.04	10	1		
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μA		
	. –	0,20	20	100	100	3000	3000	-	0.08	100			
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-			
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		1		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-			
Output High (Source) Current, 10H Min.	4.6	0,5	5	-0,64	-0.61	-0.42	-0.36	-0.51	-1	-	mA		
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		· .		
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-			
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-			
Output Voltage:	-	0,5	5		0	.05		-	0	0.05			
Low-Level, VOL Max.		0,10	10		0	.05			0	0.05			
AOF MAY	_	0,15	15		0	.05		_	0	0.05	v		
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	l v		
High-Level,	_	0,10	10		9	.95		9.95	10				
VOH Min.	-	0,15	15		14	.95		14,95	15	_			
Input Low	0.5, 4.5	-	5		1	.5			_	1.5			
Voltage,	1, 9	_	10			3			—				
VIL Max.	1.5,13.5	_	15			4		-	-	4			
Input High	0.5, 4.5	_	5		3	.5		3.5	—	—	V		
Voltage,	1, 9	-	10			7		7	_	_			
VIH Min.	1.5,13.5	-	15		1	1		11	-		1		
Input Current IIN Max.		0,18	18	±0.1				_	±10-5	±0.1	μA		

COMMERCIAL CMOS	HIGH VOLTAGE ICs

TRUTH TABLE				

	100 A. 100 A.			RUTHTA						
		1	NPUTS							
	COMPA	RING		( C	ASCADIN	VG	OUTPUTS			
A3, B3	A2, B2	A1, B1	A0, B0	A <b< th=""><th>A = B</th><th>A&gt;B</th><th>A &lt; B</th><th>A = B</th><th>A &gt; B</th></b<>	A = B	A>B	A < B	A = B	A > B	
A3 > B3	5.5m X	X	X	X	X	X	0	0	1	
A3 = B3	A2 > B2	x	<b>X</b> .	X	· x .	x	0	0	1	
A3 = 83	A2 = B2	A1>B1	<b>X</b>	X	X	X	0	0	1	
A3 = B3	A2 = B2	A1 = B1	A0 > B0	×	x	x	0	0	1	
A3 = B3	A2 = B2	A1 = B1	A0 = B0	0	0	1	0	0	1	
A3 = B3	A2 = 82	A1 = B1	A0 = B0	0	···· 1 ···	i o	0	1	0	
A3 = B3	A2 = B2	A1 = B1	A0 = 80	· 1	0	0	1	0	0	
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	1	0	0	
A3 = B3	A2 = B2	A1 < B1	X	X	x	X	1	0	0	
A3 = B3	A2 < B2	<b>x</b> :	x	x	5 X 5 6	X	1	0	0	
A3 < B3	x	x	х	. <b>X</b>	i x ⊨	x ·	- 1	0	0	

X = Don't Care

.

Logic 1 ≡ High Level

 $Logic 0 \equiv Low \ Level$ 

ia. Il





Fig. 2 - Logic diagram for CD4063B.

#### DYNAMIC ELECTRICAL CHARACTERISTICS

At  $T_A = 25^{\circ}C$ ; Input  $t_r$ ,  $t_f = 20 \text{ ns}$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{k}\Omega$ 

	TEST CONDI	TIONS	inster Lii		
CHARACTERISTIC	na na serie e na se Serie da	V <sub>DD</sub> Volts	Тур.	Max.	UNITS
Propagation Delay Time:		5	625	1250	
Comparing Inputs to		10	250	500	
Outputs, tPHL, tPLH		15	175	350	ns
		5	500	1000	
Cascading Inputs to	. •	10	200	400	
Outputs, tpHL, tpLH		15	140	280	аран — — — — — — — — — — — — — — — — — — —
	-	5	100	200	
Transition Time,		10	50	100	ns
<sup>t</sup> THL <sup>, t</sup> TLH side		. 15	40	80	
Input Capacitance, C <sub>IN</sub>	Any Input		5	7.5	рF



#### CD4063B Types




Fig. 7 – Typical propagation delay time vs. load capacitance ("comparing inputs" to outputs).




Fig. 10 – Typical power dissipation vs. frequency (see Fig. 12 – dynamic power dissipation test circuit).




Fig. 8 – Typical propagation delay time vs. supply voltage ("comparing inputs" to outputs).






Fig. 9 - Typical transition time vs. load capacitance.








Fig. 12 - Dynamic power dissipation test circuit.







Fig. 13 - Input-voltage test circuit.



· · · · ·





Dimensions and pad layout for CD4063BH.

Dimensions in parantheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3}$  inch).

# COMMERCIAL CMOS HIGH VOLTAGE ICs



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD4063BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4063BE	Samples
CD4063BEE4	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4063BE	Samples
CD4063BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4063BF	Samples
CD4063BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4063BF3A	Samples
CD4063BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4063BM	Samples
CD4063BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4063BM	Samples
CD4063BM96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4063BM	Samples
CD4063BMT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4063BM	Samples
CD4063BMTG4	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4063BM	Samples
CD4063BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4063B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

14-Aug-2021

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4063B, CD4063B-MIL :

- Catalog : CD4063B
- Military : CD4063B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	l dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD4063BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
	CD4063BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4063BM96	SOIC	D	16	2500	340.5	336.1	32.0
CD4063BNSR	SO	NS	16	2000	853.0	449.0	35.0



www.ti.com

5-Jan-2022

## TUBE



*All	dimensions	are	nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4063BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4063BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4063BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4063BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4063BM	D	SOIC	16	40	507	8	3940	4.32

# **NS0016A**



## **PACKAGE OUTLINE**

SOP - 2.00 mm max height

SOP



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



# NS0016A

# **EXAMPLE BOARD LAYOUT**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# NS0016A

# **EXAMPLE STENCIL DESIGN**

## SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated