

N-Channel MOSFET

Features


High ruggedness

$R_{DS(on)}$ (Max 5.5)@ $V_{GS}=10V$

Gate Charge (Typical 15nC)

Improved dv/dt Capability

100% Avalanche Tested



$BV_{DSS} = 600V$

$R_{DS(ON)} = 5.5 \text{ ohm}$


$I_D = 2.4A$

General Description

This N-channel enhancement mode field-effect power transistor using DI semiconductor's advanced planar stripe, DMOS technology intended for off-line switch mode power supply.

Also, especially designed to minimize $r_{ds(on)}$ and high rugged avalanche characteristics. The TO-220F PAK pkg is well suited for charger SMPS and small power inverter application.

TO-220F



Absolute Maximum Ratings

Symbol	Parameter	Value	Units
V_{DSS}	Drain to Source Voltage	600	V
I_D	Continuous Drain Current(@ $T_C = 25^\circ\text{C}$)*	2.4	A
	Continuous Drain Current(@ $T_C = 100^\circ\text{C}$)*	1.5	A
I_{DM}	Drain Current Pulsed	(Note 1)	A
V_{GS}	Gate to Source Voltage	± 30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	mJ
E_{AR}	Repetitive Avalanche Energy	(Note 1)	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	V/ns
P_D	Total Power Dissipation(@ $T_C = 25^\circ\text{C}$)	28	W
	Derating Factor above 25 °C	0.21	W/°C
T_{STG}, T_J	Operating Junction Temperature & Storage Temperature	- 55 ~ 150	°C
T_L	Maximum Lead Temperature for soldering purpose, 1/8 from Case for 5 seconds.	300	°C

* Ensure that the channel temperature does not exceed 150°C

Thermal Characteristics

Symbol	Parameter	Value			Units
		Min.	Typ.	Max.	
R_{0JC}	Thermal Resistance, Junction-to-Case	-	-	4.5	°C/W
R_{0JA}	Thermal Resistance, Junction-to-Ambient	-	-	62.5	°C/W

DFF2N60

Electrical Characteristics ($T_C = 25^\circ C$ unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	600	-	-	V
BV_{DSS}/T_J	Breakdown Voltage Temperature coefficient	$I_D = 250\mu A$, referenced to $25^\circ C$	-	0.38	-	V/ $^\circ C$
I_{DSS}	Drain-Source Leakage Current	$V_{DS} = 600V, V_{GS} = 0V$	-	-	10	μA
		$V_{DS} = 480V, T_C = 125^\circ C$	-	-	100	μA
I_{GSS}	Gate-Source Leakage, Forward	$V_{GS} = 30V, V_{DS} = 0V$	-	-	100	nA
	Gate-source Leakage, Reverse	$V_{GS} = -30V, V_{DS} = 0V$	-	-	-100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\mu A$	2.0	-	4.0	V
$R_{DS(ON)}$	Static Drain-Source On-state Resistance	$V_{GS} = 10V, I_D = 1.0A$	-	4.5	5.5	
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{GS} = 0V, V_{DS} = 25V, f = 1MHz$	-	570	720	pF
C_{oss}	Output Capacitance		-	150	215	
C_{rss}	Reverse Transfer Capacitance		-	310	450	
Dynamic Characteristics						
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 300V, I_D = 2.4A, R_G = 25$ <i>see fig. 13.</i> (Note 4, 5)	-	15	35	ns
t_r	Rise Time		-	75	140	
$t_{d(off)}$	Turn-off Delay Time		-	30	60	
t_f	Fall Time		-	35	60	
Q_g	Total Gate Charge	$V_{DS} = 480V, V_{GS} = 10V, I_D = 2.4A$ <i>see fig. 12.</i> (Note 4, 5)	-	15	20	nC
Q_{gs}	Gate-Source Charge		-	1.6	-	
Q_{gd}	Gate-Drain Charge(Miller Charge)		-	6	-	

Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit.
I_S	Continuous Source Current	Integral Reverse p-n Junction Diode in the MOSFET	-	-	1.6	A
I_{SM}	Pulsed Source Current		-	-	6.4	
V_{SD}	Diode Forward Voltage	$I_S = 1.6A, V_{GS} = 0V$	-	-	1.4	V
t_{rr}	Reverse Recovery Time	$I_S = 2.4A, V_{GS} = 0V, dI_F/dt = 100A/us$	-	600	-	ns
Q_{rr}	Reverse Recovery Charge		-	1.1	-	uC

NOTES

1. Repeatability rating : pulse width limited by junction temperature
2. $L = 100mH, I_{AS} = 1.6A, V_{DD} = 50V, R_G = 50$, Starting $T_J = 25^\circ C$
3. $I_{SD} \leq 1.6, dI/dt \leq 300A/us, V_{DD} \leq BV_{DSS}$. Starting $T_J = 25^\circ C$
4. Pulse Test : Pulse Width $\geq 300\mu s$, Duty Cycle $\leq 2\%$
5. Essentially independent of operating temperature.

DFF2N60

Fig 1. On-State Characteristics




Fig 2. Transfer Characteristics




Fig 3. On Resistance Variation vs. Drain Current and Gate Voltage




Fig 5. Capacitance Characteristics (Non-Repetitive)




Fig 4. On State Current vs. Allowable Case Temperature





Fig 6. Gate Charge Characteristics



DFF2N60

Fig 7. Breakdown Voltage Variation vs. Junction Temperature




Fig 9. Maximum Safe Operating Area




Fig 8. On-Resistance Variation vs. Junction Temperature




Fig 10. Maximum Drain Current vs. Case Temperature





Fig 11. Transient Thermal Response Curve



DFF2N60

Fig. 12. Gate Charge Test Circuit & Waveforms




Fig 13. Switching Time Test Circuit & Waveforms






Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms




DFF2N60

Fig. 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms



DFF2N60



	Dimension [mm]				Dimension [mm]		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	6.73	6.93	7.13	I	0.55	0.59	0.65
B	7.82	8.02	8.22	J	2.26	2.46	2.66
C	13.05	13.25	13.45	K	9.00	9.50	10.0
D	2.20	2.50	2.80	L	1.10	1.50	1.90
E	14.47	14.77	15.07	M	2.47	2.57	2.67
F	2.98	3.18	3.38	N	4.94	5.04	5.14
G	4.35	4.55	4.75	Ø	3.00	3.05	3.10
H	2.96	3.06	3.16				