# **HEF4952B**

# **Dual 3-channel analog multiplexer/demultiplexer with supplementary switches**

Rev. 03 — 16 December 2009

Product data sheet

## 1. General description

The HEF4952B is a dual 3-channel analog multiplexer/demultiplexer with supplementary switches and common select logic. Each switch features three independent inputs/outputs (pins nY0, nY1 and nY2) an input/output nY3 that can be connected to nY2 or  $V_{SS}$  and an input/output (nZ) common to nY0, nY1 and nY2. Three digital select inputs (S1, S2 and S3) are common to both switches. Inputs include clamp diodes, this enables the use of current limiting resistors to interface inputs in excess of  $V_{DD}$ .

V<sub>SS</sub> and V<sub>DD</sub> are the digital control supply pins.

The HEF4952B is suitable for use over the full industrial (-40 °C to +85 °C) temperature range.

#### 2. Features

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Schmitt-trigger action at control inputs
- Small signal switch
- Standardized symmetrical output characteristics
- Operates across the full industrial temperature range –40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

# 3. Applications

- Industrial
- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating

# 4. Ordering information


#### Table 1. Ordering information

All types operate from -40 °C to +85 °C.


Type number	Package		
	Name	Description	Version
HEF4952BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1



# 5. Functional diagram



## **Dual 3-channel analog multiplexer/demultiplexer**




**Product data sheet** 

## **Dual 3-channel analog multiplexer/demultiplexer**

# 6. Pinning information

# 6.1 Pinning



## 6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
V <sub>EE</sub>	4	supply voltage
V <sub>SS</sub>	8	ground supply voltage
S1, S2, S3	7, 9, 10	select input
1Y0, 1Y1, 1Y2, 1Y3, 2Y0, 2Y1, 2Y2, 2Y3	16, 14, 12, 11, 1, 3, 5, 6	independent input or output
1Z, 2Z	15, 2	common output or input
$V_{DD}$	13	supply voltage

## **Dual 3-channel analog multiplexer/demultiplexer**

## 7. Functional description

## 7.1 Function table

Table 3. Function table

Input			Switch							
S3	S2	S1	nSY0	nSY1	nSY2	nSY3	nSY4			
L	L	L	open	nY1 to nZ	open	open	nY3 to $V_{SS}$			
L	L	Н	nY0 to nZ	open	open	open	nY3 to $V_{SS}$			
L	Н	L	open	open	nY2 to nZ	open	nY3 to $V_{SS}$			
L	Н	Н	nY0 to nZ	open	nY2 to nZ	open	nY3 to $V_{\text{SS}}$			
Н	L	L	open	nY1 to nZ	open	nY2 to nY3	open			
Н	L	Н	nY0 to nZ	open	open	nY2 to nY3	open			
Н	Н	L	open	open	nY2 to nZ	nY2 to nY3	open			
Н	Н	Н	open	open	open	nY2 to nY3	open			

<sup>[1]</sup> H = HIGH voltage level;

# 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to  $V_{SS} = 0 \text{ V}$  (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
$V_{EE}$	supply voltage	referenced to V <sub>DD</sub>	<u>11</u> –18	+0.5	V
I <sub>IK</sub>	input clamping current	pins Sn; $V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$	-	±10	mA
V <sub>I</sub>	input voltage		-0.5	$V_{DD} + 0.5$	V
I <sub>I/O</sub>	input/output current		-	±10	mA
I <sub>DD</sub>	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		<del>-</del> 65	+150	°C
$T_{amb}$	ambient temperature		<del>-4</del> 0	+85	°C
P <sub>tot</sub>	total power dissipation	$T_{amb}$ = -40 °C to +85 °C	[2] _	500	mW
Р	power dissipation	per output	-	100	mW

<sup>[1]</sup> To avoid drawing V<sub>DD</sub> current out of terminal Z, when switch current flows into terminals Y, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no V<sub>DD</sub> current will flow out of terminals Y, and in this case there is no limit for the voltage drop across the switch, but the voltages at Y and Z may not exceed V<sub>DD</sub> or V<sub>EE</sub>.

L = LOW voltage level.


<sup>[2]</sup> For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C.

## **Dual 3-channel analog multiplexer/demultiplexer**

# 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage	see Figure 4	5	-	15	V
$V_{EE}$	supply voltage	see Figure 4	-15	-	0	V
V <sub>I</sub>	input voltage		0	-	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	<del>-4</del> 0	-	+85	°C



## 10. Static characteristics


Table 6. Static characteristics

 $V_{SS} = V_{EE} = 0 \ V$ ;  $V_I = V_{SS} \ or \ V_{DD} \ unless \ otherwise \ specified.$ 

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> =	–40 °C	T <sub>amb</sub> =	25 °C	T <sub>amb</sub> =	85 °C	Unit
				Min	Max	Min	Max	Min	Max	
II	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I <sub>S(OFF)</sub>	OFF-state leakage current	Y port; per channel; see Figure 5	15 V	-	-	-	200	-	-	nA
$I_{DD}$	supply current	I <sub>O</sub> = 0 A	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	nA
		15 V	-	80	-	80	-	600	μΑ	
Cı	input capacitance	Sn inputs	-	-	-	-	7.5	-	-	pF

## **Dual 3-channel analog multiplexer/demultiplexer**

## 10.1 Test circuits



#### 10.2 On resistance


**ON resistance** Table 7.

**Product data sheet** 


 $T_{amb}$  = 25 °C;  $I_{SW}$  = 200  $\mu$ A;  $V_{SS}$  =  $V_{EE}$  = 0 V.

Symbol	Parameter	Conditions	$V_{DD} - V_{EE}$	Тур	Max	Unit
$R_{ON}$	ON resistance	V <sub>I</sub> = 0 V; see <u>Figure 6</u> and <u>Figure 7</u>	10 V	45	150	Ω
		V <sub>I</sub> = 2.5 V; see <u>Figure 6</u> and <u>Figure 7</u>	10 V	65	365	Ω
		V <sub>I</sub> = 5.0 V; see <u>Figure 6</u> and <u>Figure 7</u>	10 V	110	360	Ω
$\Delta R_{ON}$	ON resistance mismatch between channels	V <sub>I</sub> = 2.5 V; see <u>Figure 6</u>	10 V	10	-	Ω

## 10.2.1 On resistance waveform and test circuit



## **Dual 3-channel analog multiplexer/demultiplexer**




# 11. Dynamic characteristics

 Table 8.
 Dynamic characteristics

 $T_{amb}$  = 25 °C;  $V_{SS}$  =  $V_{EE}$  = 0 V; for test circuit see <u>Figure 10</u>.

Parameter	Conditions	$V_{DD}$	Тур	Max	Unit
HIGH to LOW propagation delay	nYn, nZ to nZ, nYn; $V_I = 1.0 V$ ;	5 V	5	-	ns
	see Figure 8	10 V	3	6	ns
		15 V	2	-	ns
LOW to HIGH propagation delay	nYn, nZ to nZ, nYn; $V_I = 1.0 V$ ;	5 V	5	-	ns
	see Figure 8	10 V	3	6	ns
		15 V	2	-	ns
OFF-state to LOW	Sn to nYn, nZ; V <sub>I</sub> =V <sub>EE</sub> ; see Figure 9	5 V	125	-	ns
propagation delay		10 V	50	100	ns
		15 V	35	-	ns
OFF-state to HIGH	Sn to nYn, nZ; V <sub>I</sub> = 1.0 V; see <u>Figure 9</u>	5 V	125	-	ns
propagation delay	ropagation delay	10 V	50	100	ns
		15 V	35	-	ns
	HIGH to LOW propagation delay  LOW to HIGH propagation delay  OFF-state to LOW propagation delay  OFF-state to HIGH	HIGH to LOW propagation delay $nYn, nZ to nZ, nYn; V_l = 1.0 V;$ see Figure 8  LOW to HIGH propagation delay $nYn, nZ to nZ, nYn; V_l = 1.0 V;$ see Figure 8  OFF-state to LOW propagation delay $nYn, nZ; V_l = V_{EE};$ see Figure 9  OFF-state to HIGH $nYn, nZ; V_l = 1.0 V;$ see Figure 9	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{lll} \mbox{HIGH to LOW propagation delay} & \mbox{nYn, nZ to nZ, nYn; V}_{I} = 1.0 \mbox{ V;} & 5  & 5  \\ \hline 10 \mbox{ V} & 3  \\ \hline 15 \mbox{ V} & 2  \\ \mbox{LOW to HIGH propagation delay} & \mbox{nYn, nZ to nZ, nYn; V}_{I} = 1.0 \mbox{ V;} & 5 \mbox{ V} & 5  \\ \hline 10 \mbox{ V} & 3  \\ \hline 10 \mbox{ V} & 3  \\ \hline 15 \mbox{ V} & 2  \\ \mbox{OFF-state to LOW} & \mbox{Sn to nYn, nZ; V}_{I} = \mbox{V}_{EE}; \mbox{see Figure 9} & 5 \mbox{ V} & 125  \\ \hline 10 \mbox{ V} & 50  \\ \hline 15 \mbox{ V} & 35  \\ \mbox{OFF-state to HIGH} & \mbox{Sn to nYn, nZ; V}_{I} = 1.0 \mbox{ V; see Figure 9} & 5 \mbox{ V} & 125  \\ \hline 10 \mbox{ V} & 50  \\ \mbox{125}  \\ \mbox{propagation delay} & \mbox{Sn to nYn, nZ; V}_{I} = 1.0 \mbox{ V; see Figure 9} & 5 \mbox{ V} & 125  \\ \mbox{10 \mbox{ V}} & 50  \\ \mbox{10 \mbox{ V}} & 50 \mbox{ V} & 50  \\ \mbox{10 \mbox{ V}} & 50  \\ 10 \mbox{ $	$ \begin{array}{llllllllllllllllllllllllllllllllllll$

## 11.1 Waveforms and test circuit







Table 9. Measurement points

Supply voltage	Input	Output
$V_{DD}$	V <sub>M</sub>	V <sub>M</sub>
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>

## **Dual 3-channel analog multiplexer/demultiplexer**



Test data is given in Table 10.

Definitions:

DUT = Device Under Test.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

 $C_L$  = Load capacitance including test jig and probe.

R<sub>L</sub> = Load resistance.

Fig 10. Test circuit for measuring switching times

Table 10. Test data

Input			Load		S1 position	1			
nYn, nZ	Sn	t <sub>r</sub> , t <sub>f</sub>	V <sub>M</sub>	CL	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub>	t <sub>PZL</sub>	Other
$V_I$ or $V_{EE}$	$V_{DD}$ or $V_{SS}$	≤ 20 ns	$0.5V_{DD}$	50 pF	10 kΩ	V <sub>EE</sub>	$V_{EE}$	1.0 V	$V_{EE}$

Table 11. Dynamic power dissipation P<sub>D</sub>

 $P_D$  can be calculated from the formulas shown;  $V_{EE} = V_{SS} = 0$  V;  $t_r = t_f \le 20$  ns;  $T_{amb} = 25$  °C.

Symbol	Parameter	$V_{DD}$	Typical formula for P <sub>D</sub> (μW)	Where:
$P_D$	dynamic power	5 V	$P_D = 1300 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f <sub>i</sub> = input frequency in MHz;
dissipation		10 V	$P_D = 6100 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f <sub>o</sub> = output frequency in MHz;
		15 V	$P_D = 15600 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	C <sub>L</sub> = output load capacitance in pF;
				V <sub>DD</sub> = supply voltage in V;
				$\Sigma(f_o \times C_L)$ = sum of the outputs.

## **Dual 3-channel analog multiplexer/demultiplexer**

## 11.2 Transfer characteristics

Table 12. Control input characteristics


 $V_{SS} = V_{EE} = 0 V$  unless otherwise specified.

Symbol	Parameter	Conditions	T <sub>amb</sub> =	25 °C	$T_{amb}$ = -40 °C to +85 °C		Unit
			Min	Max	Min	Max	V V V V
V <sub>T+</sub> positive-going threshold voltage	positive-going threshold voltage	$V_{DD} = 5 V$	-	2.90	-	3.00	V
	V <sub>DD</sub> = 10 V	-	4.37	-	4.50	V	
$V_{T-}$	negative-going threshold voltage	V <sub>DD</sub> = 5 V	1.03	-	1.00	-	V
		V <sub>DD</sub> = 10 V	2.10	-	2.00	-	V
V <sub>H</sub>	hysteresis voltage	$V_{DD} = 5 V$	0.16	-	0.10	-	V
		V <sub>DD</sub> = 10 V	0.11	-	0.10	-	V

# 12. Package outline

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19

Fig 11. Package outline SOT109-1 (SO16)

© NXP B.V. 2009. All rights reserved.

## **Dual 3-channel analog multiplexer/demultiplexer**

# 13. Revision history

## Table 13. Revision history

**Product data sheet** 

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4952B_3	20091216	Product data sheet	-	HEF4952B_2
Modifications:	<ul> <li>Title changed from 8-channel analog multiplexer/demultiplexer.</li> <li>Section 1 "General description" modified.</li> <li>Section 8 "Limiting values" I<sub>IK</sub> conditions updated.</li> <li>Abbreviations section removed.</li> </ul>			
HEF4952B_2	20091002	Product data sheet	-	HEF4952B_1
HEF4952B_1	20060320	Product data sheet	-	-

#### **Dual 3-channel analog multiplexer/demultiplexer**

## 14. Legal information

#### 14.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 14.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 14.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 15. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

HEF4952B 3 © NXP B.V. 2009. All rights reserved.

## **Dual 3-channel analog multiplexer/demultiplexer**

## 16. Contents

1	General description
2	Features
3	Applications
4	Ordering information 1
5	Functional diagram 2
6	Pinning information 4
6.1	Pinning
6.2	Pin description 4
7	Functional description 5
7.1	Function table 5
8	Limiting values 5
9	Recommended operating conditions 6
10	Static characteristics 6
10.1	Test circuits
10.2	On resistance
10.2.1	On resistance waveform and test circuit 7
11	Dynamic characteristics 8
11.1	Waveforms and test circuit 9
11.2	Transfer characteristics
12	Package outline
13	Revision history
14	Legal information 14
14.1	Data sheet status
14.2	Definitions
14.3	Disclaimers
14.4	Trademarks14
15	Contact information 14
16	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

