

**NOT RECOMMENDED FOR NEW DESIGNS  
RECOMMENDED REPLACEMENT PART  
ISL62884C**

## ISL6261A

Single-Phase Core Regulator for IMVP-6® Mobile CPUs

FN6354  
Rev 3.00  
November 5, 2009

The ISL6261A is a single-phase buck regulator implementing Intel® IMVP-6® protocol, with embedded gate drivers. Intel® Mobile Voltage Positioning (IMVP) is a smart voltage regulation technology effectively reducing power dissipation in Intel® Pentium processors.

The heart of the ISL6261A is the patented R<sup>3</sup> Technology™, Intersil's Robust Ripple Regulator modulator. Compared with the traditional multi-phase buck regulator, the R<sup>3</sup> Technology™ has faster transient response. This is due to the R<sup>3</sup> modulator commanding variable switching frequency during a load transient.

The ISL6261A provides three operation modes: the Continuous Conduction Mode (CCM), the Diode Emulation Mode (DEM) and the Enhanced Diode Emulation Mode (EDEM). To boost battery life, the ISL6261A changes its operation mode based on CPU mode signals DPRSLRVR and DPRSTP#, and the FDE pin setting, to maximize the efficiency. In CPU active mode, the ISL6261A commands the CCM operation. When the CPU enters deeper sleep mode, the ISL6261A enables the DEM to maximize the efficiency at light load. Asserting the FDE pin of the ISL6261A in CPU deeper sleep mode will enable the EDEM to further decrease the switching frequency at light load and increase the regulator efficiency.

A 7-bit Digital-to-Analog Converter (DAC) allows dynamic adjustment of the core output voltage from 0.300V to 1.500V. The ISL6261A has 0.5% system voltage accuracy over temperature.

A unity-gain differential amplifier provides remote voltage sensing at the CPU die. This allows the voltage on the CPU die to be accurately measured and regulated per Intel® IMVP-6 specification. Current sensing can be implemented through either lossless inductor DCR sensing or precise resistor sensing. If DCR sensing is used, an NTC thermistor network will thermally compensate the gain and the time constant variations caused by the inductor DCR change.

The ISL6261A provides the power monitor function through the PMON pin. PMON output is a high-bandwidth analog voltage signal representing the CPU instantaneous power. The power monitor function can be used by the system to optimize the overall power consumption, extending battery run time.

### Features

- Precision single-phase CORE voltage regulator
  - 0.5% system accuracy over temperature
  - Enhanced load line accuracy
- Internal gate driver with 2A driving capability
- Microprocessor voltage identification input
  - 7-Bit VID input
  - 0.300V to 1.500V in 12.5mV steps
  - Support VID change on-the-fly
- Multiple current sensing schemes supported
  - Lossless inductor DCR current sensing
  - Precision resistive current sensing
- Thermal monitor
- Power monitor indicating CPU instantaneous power
- User programmable switching frequency
- Differential remote voltage sensing at CPU die
- Overvoltage, undervoltage, and overcurrent protection
- Pb-free (RoHS compliant)


### Ordering Information

PART NUMBER (Notes 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL6261ACRZ	ISL6261 ACRZ	-10 to +100	40 Ld 6x6 QFN	L40.6x6
ISL6261ACRZ-T* (Note 1)	ISL6261 ACRZ	-10 to +100	40 Ld 6x6 QFN Tape and Reel	L40.6x6
ISL6261AIRZ	6261A IRZ	-40 to +100	40 Ld 6x6 QFN	L40.6x6
ISL6261AIRZ-T* (Note 1)	6261A IRZ	-40 to +100	40 Ld 6x6 QFN Tape and Reel	L40.6x6

#### NOTES:

1. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL6261A](#). For more information on MSL please see techbrief [TB363](#).

**Pinout**



**Absolute Maximum Ratings**

Supply Voltage, VDD	-0.3 to +7V
Battery Voltage, VIN	+28V
Boot Voltage (BOOT)	-0.3V to +33V
Boot to Phase Voltage (BOOT-PHASE)	-0.3V to +7V(DC)
	-0.3V to +9V(<10ns)
Phase Voltage (PHASE)	-7V (<20ns Pulse Width, 10μJ)
UGATE Voltage (UGATE)	PHASE-0.3V (DC) to BOOT
	PHASE-5V (<20ns Pulse Width, 10μJ) to BOOT
LGATE Voltage (LGATE)	-0.3V (DC) to VDD+0.3V
	-2.5V (<20ns Pulse Width, 5μJ) to VDD+0.3V
All Other Pins	-0.3V to (VDD +0.3V)
Open Drain Outputs, PGOOD, VR_TT#	-0.3 to +7V

**Thermal Information**

Thermal Resistance (Typical, Notes 4, 5)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
QFN Package	33	6
Maximum Junction Temperature	+150°C	
Maximum Storage Temperature Range	-65°C to +150°C	
Pb-free reflow profile	see link below	
	<a href="http://www.intersil.com/pbfree/Pb-FreeReflow.asp">http://www.intersil.com/pbfree/Pb-FreeReflow.asp</a>	

**Recommended Operating Conditions**

Supply Voltage, VDD	+5V ±5%
Battery Voltage, VIN	+5V to 21V
Ambient Temperature	
ISL6261ACRZ	-10°C to +100°C
ISL6261AIRZ	-40°C to +100°C
Junction Temperature	
ISL6261ACRZ	-10°C to +125°C
ISL6261AIRZ	-40°C to +125°C

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

**NOTES:**

- $\theta_{JA}$  is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications**  $V_{DD} = 5V$ ,  $T_A = -40^\circ\text{C}$  to  $+100^\circ\text{C}$ , unless otherwise specified. **Boldface limits apply over the operating temperature range,  $-40^\circ\text{C}$  to  $+100^\circ\text{C}$ .**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
<b>INPUT POWER SUPPLY</b>						
+5V Supply Current	$I_{VDD}$	VR_ON = 3.3V	-	3.1	<b>3.6</b>	mA
		VR_ON = 0V	-	-	<b>1</b>	μA
+3.3V Supply Current	$I_{3V3}$	No load on CLK_EN# pin	-	-	<b>1</b>	μA
Battery Supply Current at VIN Pin	$I_{VIN}$	VR_ON = 0, VIN = 25V	-	-	<b>1</b>	μA
POR (Power-On Reset) Threshold	POR <sub>r</sub>	V <sub>DD</sub> rising	-	4.35	<b>4.5</b>	V
	POR <sub>f</sub>	V <sub>DD</sub> falling	<b>3.85</b>	4.1	-	V
<b>SYSTEM AND REFERENCES</b>						
System Accuracy	%Error (V <sub>cc_core</sub> ) ISL6261ACRZ	No load, close loop, active mode, T <sub>A</sub> = -10°C to +100°C, VID = 0.75V to 1.5V	-0.5	-	0.5	%
		VID = 0.5V to 0.7375V	<b>-8</b>	-	<b>8</b>	mV
		VID = 0.3V to 0.4875V	<b>-15</b>	-	<b>15</b>	mV
	%Error (V <sub>cc_core</sub> ) ISL6261AIRZ	No load, close loop, active mode, VID = 0.75V to 1.5V	<b>-0.8</b>	-	<b>0.8</b>	%
		VID = 0.5V to 0.7375V	<b>-10</b>	-	<b>10</b>	mV
		VID = 0.3V to 0.4875V	<b>-18</b>	-	<b>18</b>	mV
RBIAS Voltage	R <sub>RBIAS</sub>	R <sub>RBIAS</sub> = 147kΩ	<b>1.45</b>	1.47	<b>1.49</b>	V
Boot Voltage	V <sub>BOOT</sub>		<b>1.188</b>	1.2	<b>1.212</b>	V
Maximum Output Voltage	V <sub>CC_CORE</sub> (max)	VID = [0000000]	-	1.5	-	V
Minimum Output Voltage	V <sub>CC_CORE</sub> (min)	VID = [1100000]	-	0.3	-	V
VID Off State		VID = [1111111]	-	0.0	-	V
<b>CHANNEL FREQUENCY</b>						
Nominal Channel Frequency	f <sub>SW</sub>	R <sub>FSET</sub> = 7kΩ, V <sub>comp</sub> = 2V	<b>318</b>	333	<b>348</b>	kHz

**Electrical Specifications**  $V_{DD} = 5V$ ,  $T_A = -40^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise specified. (Continued) **Boldface limits apply over the operating temperature range,  $-40^{\circ}C$  to  $+100^{\circ}C$ .** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
Adjustment Range			<b>200</b>	-	<b>500</b>	kHz
<b>AMPLIFIERS</b>						
Droop Amplifier Offset			<b>-0.3</b>	-	<b>0.3</b>	mV
Error Amp DC Gain (Note 6)	$A_{V0}$		-	90	-	dB
Error Amp Gain-Bandwidth Product (Note 6)	GBW	$C_L = 20pF$	-	18	-	MHz
Error Amp Slew Rate (Note 6)	SR	$C_L = 20pF$	-	5.0	-	V/ $\mu s$
FB Input Current	$I_{IN(FB)}$		-	10	<b>150</b>	nA
<b>SOFT-START CURRENT</b>						
Soft-start Current	$I_{SS}$		<b>-47</b>	-42	<b>-37</b>	$\mu A$
Soft Geyserville Current	$I_{GV}$	$ SOFT - REF  > 100mV$	<b><math>\pm 180</math></b>	$\pm 205$	<b><math>\pm 230</math></b>	$\mu A$
Soft Deeper Sleep Entry Current	$I_{C4}$	DPRSLPVR = 3.3V	<b>-46</b>	-41	<b>-36</b>	$\mu A$
Soft Deeper Sleep Exit Current	$I_{C4EA}$	DPRSLPVR = 3.3V	<b>36</b>	41	<b>46</b>	$\mu A$
Soft Deeper Sleep Exit Current	$I_{C4EB}$	DPRSLPVR = 0V	<b>175</b>	200	<b>225</b>	$\mu A$
<b>POWER MONITOR</b>						
PMON Output Voltage Range	$V_{PMON}$	$V_{SEN} = 1.2V$ , $V_{DROOP} - V_O = 40mV$	<b>1.638</b>	1.680	<b>1.722</b>	V
		$V_{SEN} = 1V$ , $V_{DROOP} - V_O = 10mV$	<b>0.308</b>	0.350	<b>0.392</b>	V
PMON Maximum Voltage	$V_{PMONMAX}$		<b>2.8</b>	3.0	-	V
PMON Sourcing Current	$I_{SC\_PMON}$	$V_{SEN} = 1V$ , $V_{DROOP} - V_O = 25mV$	<b>2</b>	-	-	mA
PMON Sinking Current	$I_{SK\_PMON}$	$V_{SEN} = 1V$ , $V_{DROOP} - V_O = 25mV$	<b>2</b>	-	-	mA
Maximum Current Sinking Capability			<b>PMON/250<math>\Omega</math></b>	PMON/180 $\Omega$	<b>PMON/130<math>\Omega</math></b>	A
PMON Impedance	$Z_{PMON}$	When PMON current is within its sourcing/sinking current range (Note 6)	-	7	-	$\Omega$
<b>GATE DRIVER DRIVING CAPABILITY (Note 6)</b>						
UGATE Source Resistance	$R_{SRC(UGATE)}$	500mA source current	-	1	<b>1.5</b>	$\Omega$
UGATE Source Current	$I_{SRC(UGATE)}$	$V_{UGATE\_PHASE} = 2.5V$	-	2	-	A
UGATE Sink Resistance	$R_{SNK(UGATE)}$	500mA sink current	-	1	<b>1.5</b>	$\Omega$
UGATE Sink Current	$I_{SNK(UGATE)}$	$V_{UGATE\_PHASE} = 2.5V$	-	2	-	A
LGATE Source Resistance	$R_{SRC(LGATE)}$	500mA source current	-	1	<b>1.5</b>	$\Omega$
LGATE Source Current	$I_{SRC(LGATE)}$	$V_{LGATE} = 2.5V$	-	2	-	A
LGATE Sink Resistance	$R_{SNK(LGATE)}$	500mA sink current	-	0.5	<b>0.9</b>	$\Omega$
LGATE Sink Current	$I_{SNK(LGATE)}$	$V_{LGATE} = 2.5V$	-	4	-	A
UGATE to PHASE Resistance	$R_{P(UGATE)}$		-	1.1	-	k $\Omega$
<b>GATE DRIVER SWITCHING TIMING (Refer to "Gate Driver Timing Diagram" on page 6)</b>						
UGATE Turn-on Propagation Delay	$t_{PDHU}$ ISL6261ACRZ	$T_A = -10^{\circ}C$ to $+100^{\circ}C$ , $PV_{CC} = 5V$ , output unloaded	20	30	44	ns
	$t_{PDHU}$ ISL6261AIRZ	$PV_{CC} = 5V$ , output unloaded	<b>18</b>	30	<b>44</b>	ns
LGATE Turn-on Propagation Delay	$t_{PDHL}$ ISL6261ACRZ	$T_A = -10^{\circ}C$ to $+100^{\circ}C$ , $PV_{CC} = 5V$ , output unloaded	7	15	30	ns
	$t_{PDHL}$ ISL6261AIRZ	$PV_{CC} = 5V$ , output unloaded	<b>5</b>	15	<b>30</b>	ns
<b>BOOTSTRAP DIODE</b>						
Forward Voltage		$V_{DDP} = 5V$ , forward bias current = 2mA	<b>0.43</b>	0.58	<b>0.72</b>	V


**Electrical Specifications**  $V_{DD} = 5V$ ,  $T_A = -40^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise specified. (Continued) **Boldface limits apply over the operating temperature range,  $-40^{\circ}C$  to  $+100^{\circ}C$ . (Continued)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
Leakage		$V_R = 16V$	-	-	<b>1</b>	$\mu A$
<b>POWER GOOD and PROTECTION MONITOR</b>						
PGOOD Low Voltage	$V_{OL}$	$I_{PGOOD} = 4mA$	-	0.11	<b>0.4</b>	V
PGOOD Leakage Current	$I_{OH}$	$P_{GOOD} = 3.3V$	<b>-1</b>	-	<b>1</b>	$\mu A$
PGOOD Delay	tpgd	CLK_EN# low to PGOOD high	<b>5.5</b>	6.8	<b>8.1</b>	ms
Overvoltage Threshold	$O_{VH}$	$V_O$ rising above setpoint > 1ms	<b>155</b>	195	<b>235</b>	mV
Severe Overvoltage Threshold	$O_{VHS}$	$V_O$ rising above setpoint > 0.5 $\mu s$	<b>1.675</b>	1.7	<b>1.725</b>	V
OCSET Reference Current		$I(R_{BIAS}) = 10\mu A$	<b>9.8</b>	10	<b>10.2</b>	$\mu A$
OC Threshold Offset		DROOP rising above OCSET > 120 $\mu s$	<b>-3.5</b>	-	<b>3.5</b>	mV
Undervoltage Threshold (VDIFF-SOFT)	$UV_f$	$V_O$ below set point for > 1ms	<b>-360</b>	-300	<b>-240</b>	mV
<b>LOGIC THRESHOLDS</b>						
VR_ON and DPRSLPVR Input Low	$V_{IL(3.3V)}$		-	-	<b>1</b>	V
VR_ON and DPRSLPVR Input High	$V_{IH(3.3V)}$		<b>2.3</b>	-	-	V
Leakage Current on VR_ON	$I_{IL}$	Logic input is low	<b>-1</b>	0	-	$\mu A$
	$I_{IH}$	Logic input is high	-	0	<b>1</b>	$\mu A$
Leakage Current on DPRSLPVR	$I_{IL\_DPRSLP}$	DPRSLPVR logic input is low	<b>-1</b>	0	-	$\mu A$
	$I_{IH\_DPRSLP}$	DPRSLPVR logic input is high	-	0.45	<b>1</b>	$\mu A$
DAC(VID0-VID6), PSI# and DPRSTP# Input Low	$V_{IL(1.0V)}$		-	-	<b>0.3</b>	V
DAC(VID0-VID6), PSI# and DPRSTP# Input High	$V_{IH(1.0V)}$		<b>0.7</b>	-	-	V
Leakage Current of DAC(VID0-VID6) and DPRSTP#	$I_{IL}$	DPRSLPVR logic input is low	<b>-1</b>	0	-	$\mu A$
	$I_{IH}$	DPRSLPVR logic input is high	-	0.45	<b>1</b>	$\mu A$
<b>THERMAL MONITOR</b>						
NTC Source Current		NTC = 1.3 V	<b>53</b>	60	<b>67</b>	$\mu A$
Over-temperature Threshold		$V(NTC)$ falling	<b>1.17</b>	1.2	<b>1.25</b>	V
VR_TT# Low Output Resistance	$R_{TT}$	$I = 20mA$	-	5	<b>9</b>	$\Omega$
<b>CLK_EN# OUTPUT LEVELS</b>						
CLK_EN# High Output Voltage	$V_{OH}$	$3V3 = 3.3V$ , $I = -4mA$	<b>2.9</b>	3.1	-	V
CLK_EN# Low Output Voltage	$V_{OL}$	$I_{CLK\_EN\#} = 4mA$	-	0.18	<b>0.4</b>	V


## NOTES:

- Limits established by characterization and are not production tested.
- Parameters with MIN and/or MAX limits are 100% tested at  $+25^{\circ}C$ , unless otherwise specified. Temperature limits established by characterization and are not production tested.

### Gate Driver Timing Diagram



## Functional Pin Description



### **FDE**

Forced diode emulation enable signal. Logic high of FDE with logic low of DPRSTP# forces the ISL6261A to operate in diode emulation mode with an increased VW-COMP voltage window.

### **PMON**

Analog voltage output pin. The voltage potential on this pin indicates the power delivered to the output.

### **RBIAS**

A 147K resistor to VSS sets internal current reference.

### **VR\_TT#**

Thermal overload output indicator with open-drain output. Over-temperature pull-down resistance is 10.

### **NTC**

Thermistor input to VR\_TT# circuit and a 60µA current source is connected internally to this pin.

### **SOFT**

A capacitor from this pin to GND pin sets the maximum slew rate of the output voltage. The SOFT pin is the non-inverting input of the error amplifier.

### **OCSET**

Overcurrent set input. A resistor from this pin to VO sets DROOP voltage limit for OC trip. A 10µA current source is connected internally to this pin.

### **VW**

A resistor from this pin to COMP programs the switching frequency (eg. 6.81k = 300kHz).

### **COMP**

The output of the error amplifier.

### **FB**

The inverting input of the error amplifier.

### **VDIFF**

The output of the differential amplifier.

### **VSEN**

Remote core voltage sense input.

### **RTN**

Remote core voltage sense return.

### **DROOP**

The output of the droop amplifier. DROOP-VO voltage is the droop voltage.

### **DFB**

The inverting input of the droop amplifier.

### **VO**

An input to the IC that reports the local output voltage.

**VSUM**

This pin is connected to one terminal of the capacitor in the current sensing R-C network.

**VIN**

Power stage input voltage. It is used for input voltage feed forward to improve the input line transient performance.

**VSS**

Signal ground. Connect to controller local ground.

**VDD**

5V control power supply.

**NC**

Not connected. Ground this pin in the practical layout.

**BOOT**

Upper gate driver supply voltage. An internal bootstrap diode is connected to the VCCP pin.

**UGATE**

The upper-side MOSFET gate signal.

**PHASE**

The phase node. This pin should connect to the source of upper MOSFET.

**VSSP**

The return path of the lower gate driver.

**LGATE**

The lower-side MOSFET gate signal.

**VC24CP**

5V power supply for the gate driver.

**VID0, VID1, VID2, VID3, VID4, VID5, VID6**

VID input with VID0 as the least significant bit (LSB) and VID6 as the most significant bit (MSB).

**VR\_ON**

VR enable pin. A logic high signal on this pin enables the regulator.

**DPRSLPVR**

Deeper sleep enable signal. A logic high indicates that the microprocessor is in Deeper Sleep Mode and also indicates a slow  $V_o$  slew rate with 41 $\mu$ A discharging or charging the SOFT cap.

**DPRSTP#**

Deeper sleep slow wake up signal. A logic low signal on this pin indicates that the microprocessor is in Deeper Sleep Mode.

**CLK\_EN#**

Digital output for system PLL clock. Goes active 13 clock cycles after  $V_{core}$  is within 20mV of the boot voltage.

**3V3**

3.3V supply voltage for CLK\_EN#.

**PGOOD**

Power good open-drain output. Needs to be pulled up externally by a 680 resistor to VCCP or 1.9k to 3.3V.



## Function Block Diagram






FIGURE 1. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM OF ISL6261A

**Simplified Application Circuit for DCR Current Sensing**



**FIGURE 2. ISL6261A-BASED IMVP-6® SOLUTION WITH INDUCTOR DCR CURRENT SENSING**

**Simplified Application Circuit for Resistive Current Sensing**



**FIGURE 3. ISL6261A-BASED IMVP-6® SOLUTION WITH RESISTIVE CURRENT SENSING**

## Theory of Operation

The ISL6261A is a single-phase regulator implementing Intel® IMVP-6® protocol and includes an integrated gate driver for reduced system cost and board area. The ISL6261A IMVP-6® solution provides optimum steady state and transient performance for microprocessor core voltage regulation applications up to 25A. Implementation of Diode Emulation Mode (DEM) operation further enhances system efficiency.

The heart of the ISL6261A is the patented R<sup>3</sup> Technology™, Intersil's Robust Ripple Regulator modulator. The R<sup>3</sup>™ modulator combines the best features of fixed frequency and hysteretic PWM controllers while eliminating many of their shortcomings. The ISL6261A modulator internally synthesizes an analog of the inductor ripple current and uses hysteretic comparators on those signals to establish PWM pulses. Operating on the large-amplitude and noise-free synthesized signals allows the ISL6261A to achieve lower output ripple and lower phase jitter than either conventional hysteretic or fixed frequency PWM controllers. Unlike conventional hysteretic converters, the ISL6261A has an error amplifier that allows the controller to maintain 0.5% voltage regulation accuracy throughout the VID range from 0.75V to 1.5V.

The hysteretic window voltage is with respect to the error amplifier output. Therefore the load current transient results in increased switching frequency, which gives the R<sup>3</sup>™ regulator a faster response than conventional fixed frequency PWM regulators.

### Start-up Timing

With the controller's VDD pin voltage above the POR threshold, the start-up sequence begins when VR\_ON exceeds the 3.3V logic HIGH threshold. In approximately 100µs, SOFT and VO start ramping to the boot voltage of 1.2V. At start-up, the regulator always operates in Continuous Current Mode (CCM), regardless of the control signals. During this interval, the SOFT cap is charged by a 41µA current source. If the SOFT capacitor is 20nF, the SOFT ramp will be 2mV/µs for a soft-start time of 600µs. Once VO is within 20mV of the boot voltage the ISL6261A will count 13 clock cycles, then pull CLK\_EN# low, and charge/discharge the SOFT cap with approximately 200µA, therefore VO slews at 10mV/µs to the voltage set by the VID pins. In approximately 7ms, PGOOD is asserted HIGH. Figure 4 shows typical start-up timing.

### Static Operation

After the start-up sequence, the output voltage will be regulated to the value set by the VID inputs per Table 1, which is presented in the Intel® IMVP-6® specification. The ISL6261A regulates the output voltage with ±0.5% accuracy over the range of 0.7V to 1.5V.




FIGURE 4. SOFT-START WAVEFORMS USING A 20nF SOFT CAPACITOR

A true differential amplifier remotely senses the core voltage to precisely control the voltage at the microprocessor die. VSEN and RTN pins are the inputs to the differential amplifier.

As the load current increases from zero, the output voltage droops from the VID value proportionally to achieve the IMVP-6® load line. The ISL6261A can sense the inductor current through the intrinsic series resistance of the inductors, as shown in Figure 2, or through a precise resistor in series with the inductor, as shown in Figure 3. The inductor current information is fed to the VSUM pin, which is the non-inverting input to the droop amplifier. The DROOP pin is the output of the droop amplifier, and DROOP-VO voltage is a high-bandwidth analog representation of the inductor current. This voltage is used as an input to a differential amplifier to achieve the IMVP-6® load line, and also as the input to the overcurrent protection circuit.

The PMON pin is the power monitor output. The voltage potential on this pin ( $V_{PMON}$ ) is given by  $V_{PMON} = 35 \times (V_{SEN} - V_{RTN}) \times (V_{DROOP} - V_O)$ . Since  $V_{SEN} - V_{RTN}$  is the CPU voltage and  $V_{DROOP} - V_O$  represents the inductor current,  $V_{PMON}$  is an analog voltage indicating the power consumed by the CPU.  $V_{PMON}$  has high bandwidth so it represents the instantaneous power including the pulsation caused inductor current switching ripple. The maximum available  $V_{PMON}$  is approximately 3V.

When using inductor DCR current sensing, an NTC thermistor is used to compensate the positive temperature coefficient of the copper winding resistance to maintain the load-line accuracy.

The switching frequency of the ISL6261A controller is set by the resistor  $R_{FSET}$  between pins VW and COMP, as shown in Figures 2 and 3.

TABLE 1. VID TABLE FROM INTEL IMVP-6 SPECIFICATION

VID6	VID5	VID4	VID3	VID2	VID1	VID0	V <sub>O</sub> (V)
0	0	0	0	0	0	0	1.5000
0	0	0	0	0	0	1	1.4875
0	0	0	0	0	1	0	1.4750
0	0	0	0	0	1	1	1.4625
0	0	0	0	1	0	0	1.4500
0	0	0	0	1	0	1	1.4375
0	0	0	0	1	1	0	1.4250
0	0	0	0	1	1	1	1.4125
0	0	0	1	0	0	0	1.4000
0	0	0	1	0	0	1	1.3875
0	0	0	1	0	1	0	1.3750
0	0	0	1	0	1	1	1.3625
0	0	0	1	1	0	0	1.3500
0	0	0	1	1	0	1	1.3375
0	0	0	1	1	1	0	1.3250
0	0	0	1	1	1	1	1.3125
0	0	1	0	0	0	0	1.3000
0	0	1	0	0	0	1	1.2875
0	0	1	0	0	1	0	1.2750
0	0	1	0	0	1	1	1.2625
0	0	1	0	1	0	0	1.2500
0	0	1	0	1	0	1	1.2375
0	0	1	0	1	1	0	1.2250
0	0	1	0	1	1	1	1.2125
0	0	1	1	0	0	0	1.2000
0	0	1	1	0	0	1	1.1875
0	0	1	1	0	1	0	1.1750
0	0	1	1	0	1	1	1.1625
0	0	1	1	1	0	0	1.1500
0	0	1	1	1	0	1	1.1375
0	0	1	1	1	1	0	1.1250
0	0	1	1	1	1	1	1.1125
0	1	0	0	0	0	0	1.1000
0	1	0	0	0	0	1	1.0875
0	1	0	0	0	1	0	1.0750
0	1	0	0	0	1	1	1.0625
0	1	0	0	1	0	0	1.0500
0	1	0	0	1	0	1	1.0375
0	1	0	0	1	1	0	1.0250
0	1	0	0	1	1	1	1.0125
0	1	0	1	0	0	0	1.0000
0	1	0	1	0	0	1	0.9875

TABLE 1. VID TABLE FROM INTEL IMVP-6 SPECIFICATION  
(Continued)

VID6	VID5	VID4	VID3	VID2	VID1	VID0	V <sub>O</sub> (V)
0	1	0	1	0	1	0	0.9750
0	1	0	1	0	1	1	0.9625
0	1	0	1	1	0	0	0.9500
0	1	0	1	1	0	1	0.9375
0	1	0	1	1	1	0	0.9250
0	1	0	1	1	1	1	0.9125
0	1	1	0	0	0	0	0.9000
0	1	1	0	0	0	1	0.8875
0	1	1	0	0	1	0	0.8750
0	1	1	0	0	1	1	0.8625
0	1	1	0	1	0	0	0.8500
0	1	1	0	1	0	1	0.8375
0	1	1	0	1	1	0	0.8250
0	1	1	0	1	1	1	0.8125
0	1	1	1	0	0	0	0.8000
0	1	1	1	0	0	1	0.7875
0	1	1	1	0	1	0	0.7750
0	1	1	1	0	1	1	0.7625
0	1	1	1	1	0	0	0.7500
0	1	1	1	1	0	1	0.7375
0	1	1	1	1	1	0	0.7250
0	1	1	1	1	1	1	0.7125
1	0	0	0	0	0	0	0.7000
1	0	0	0	0	0	1	0.6875
1	0	0	0	0	1	0	0.6750
1	0	0	0	0	1	1	0.6625
1	0	0	0	1	0	0	0.6500
1	0	0	0	1	0	1	0.6375
1	0	0	0	1	1	0	0.6250
1	0	0	0	1	1	1	0.6125
1	0	0	1	0	0	0	0.6000
1	0	0	1	0	0	1	0.5875
1	0	0	1	0	1	0	0.5750
1	0	0	1	0	1	1	0.5625
1	0	0	1	1	0	0	0.5500
1	0	0	1	1	0	1	0.5375
1	0	0	1	1	1	0	0.5250
1	0	0	1	1	1	1	0.5125
1	0	1	0	0	0	0	0.5000
1	0	1	0	0	0	1	0.4875
1	0	1	0	0	1	0	0.4750
1	0	1	0	0	1	1	0.4625

**TABLE 1. VID TABLE FROM INTEL IMVP-6 SPECIFICATION  
(Continued)**

VID6	VID5	VID4	VID3	VID2	VID1	VID0	V <sub>O</sub> (V)
1	0	1	0	1	0	0	0.4500
1	0	1	0	1	0	1	0.4375
1	0	1	0	1	1	0	0.4250
1	0	1	0	1	1	1	0.4125
1	0	1	1	0	0	0	0.4000
1	0	1	1	0	0	1	0.3875
1	0	1	1	0	1	0	0.3750
1	0	1	1	0	1	1	0.3625
1	0	1	1	1	0	0	0.3500
1	0	1	1	1	0	1	0.3375
1	0	1	1	1	1	0	0.3250
1	0	1	1	1	1	1	0.3125
1	1	0	0	0	0	0	0.3000
1	1	0	0	0	0	1	0.2875
1	1	0	0	0	1	0	0.2750
1	1	0	0	0	1	1	0.2625
1	1	0	0	1	0	0	0.2500
1	1	0	0	1	0	1	0.2375
1	1	0	0	1	1	0	0.2250
1	1	0	0	1	1	1	0.2125
1	1	0	1	0	0	0	0.2000
1	1	0	1	0	0	1	0.1875
1	1	0	1	0	1	0	0.1750

**TABLE 1. VID TABLE FROM INTEL IMVP-6 SPECIFICATION  
(Continued)**

VID6	VID5	VID4	VID3	VID2	VID1	VID0	V <sub>O</sub> (V)
1	1	0	1	0	1	1	0.1625
1	1	0	1	1	0	0	0.1500
1	1	0	1	1	0	1	0.1375
1	1	0	1	1	1	0	0.1250
1	1	0	1	1	1	1	0.1125
1	1	1	0	0	0	0	0.1000
1	1	1	0	0	0	1	0.0875
1	1	1	0	0	1	0	0.0750
1	1	1	0	0	1	1	0.0625
1	1	1	0	1	0	0	0.0500
1	1	1	0	1	0	1	0.0375
1	1	1	0	1	1	0	0.0250
1	1	1	0	1	1	1	0.0125
1	1	1	1	0	0	0	0.0000
1	1	1	1	0	0	1	0.0000
1	1	1	1	0	1	0	0.0000
1	1	1	1	0	1	1	0.0000
1	1	1	1	1	0	0	0.0000
1	1	1	1	1	0	1	0.0000
1	1	1	1	1	1	0	0.0000
1	1	1	1	1	1	1	0.0000

**TABLE 2. ISL6261A OPERATING CONFIGURATIONS**

DPRSTP#	PHASE DETECTOR HISTORY	FDE	DPRSLPVR	OPERATIONAL MODE	VW-COMP VOLTAGE WINDOW INCREASE	
0	x	0	0	CCM	0%	
	<3 consecutive PWM with PHASE>0V		1	DEM		
	Three consecutive PWM with PHASE>0V	1	0	1	EDEM	+20%
			1			
		1	0	1		+40%
			1			
1	x	x	x	CCM	0%	

### High Efficiency Operation Mode

The operational modes of the ISL6261A depend on the control signal states of DPRSTP#, FDE, and DPRSLPVR, as shown in Table 2. These control signals can be tied to Intel® IMVP-6® control signals to maintain the optimal system configuration for all IMVP-6® conditions.

DPRSTP# = 0, FDE = 0 and DPRSLPVR = 1 enables the ISL6261A to operate in Diode Emulation Mode (DEM) by monitoring the low-side FET current. In diode emulation mode, when the low-side FET current flows from source to drain, it turns on as a synchronous FET to reduce the conduction loss. When the current reverses its direction, trying to flow from drain to source, the ISL6261A turns off the low-side FET to prevent the output capacitor from discharging through the inductor, therefore eliminating the extra conduction loss. When DEM is enabled, the regulator works in automatic Discontinuous Conduction Mode (DCM), meaning that the regulator operates in CCM in heavy load, and operates in DCM in light load. DCM in light load decreases the switching frequency to increase efficiency. This mode can be used to support the deeper sleep mode of the microprocessor.

DPRSTP# = 0 and FDE = 1 enables the Enhanced Diode Emulation Mode (EDEM), which increases the VW-COMP window voltage by 33%. This further decreases the switching frequency at light load to boost efficiency in the deeper sleep mode.

For other combinations of DPRSTP#, FDE, and DPRSLPVR, the ISL6261A operates in forced CCM.

The ISL6261A operational modes can be set according to CPU mode signals to achieve the best performance. There are two options: (1) Tie FDE to DPRSLPVR, and tie DPRSTP# and DPRSLPVR to the corresponding CPU mode signals. This configuration enables EDEM in deeper sleep mode to increase efficiency. (2) Tie FDE to "1" and DPRSTP# to "0" permanently, and tie DPRSLPVR to the corresponding CPU mode signal. This configuration sets the regulator in EDEM all the time. The regulator will enter DCM based on load current. Light-load

efficiency is increased in both active mode and deeper sleep mode.

CPU mode-transition sequences often occur in concert with VID changes. The ISL6261A employs carefully designed mode-transition timing to work in concert with the VID changes.

The ISL6261A is equipped with internal counters to prevent control signal glitches from triggering unintended mode transitions. For example: Control signals lasting less than seven switching periods will not enable the diode emulation mode.

### Dynamic Operation

The ISL6261A responds to VID changes by slewing to new voltages with a  $dv/dt$  set by the SOFT capacitor and the logic of DPRSLPVR. If  $C_{SOFT} = 20nF$  and DPRSLPVR = 0, the output voltage will move at a maximum  $dv/dt$  of  $\pm 10mV/\mu s$  for large changes. The maximum  $dv/dt$  can be used to achieve fast recovery from Deeper Sleep to Active mode. If  $C_{SOFT} = 20nF$  and DPRSLPVR = 1, the output voltage will move at a  $dv/dt$  of  $\pm 2mV/\mu s$  for large changes. The slow  $dv/dt$  into and out of deeper sleep mode will minimize the audible noise. As the output voltage approaches the VID command value, the  $dv/dt$  moderates to prevent overshoot. The ISL6261A is IMVP-6® compliant for DPRSTP# and DPRSLPVR logic.

Intersil R<sup>3</sup>™ has an intrinsic voltage feed forward function. High-speed input voltage transients have little effect on the output voltage.

Intersil R<sup>3</sup>™ commands variable switching frequency during transients to achieve fast response. Upon load application, the ISL6261A will transiently increase the switching frequency to deliver energy to the output more quickly. Compared with steady state operation, the PWM pulses during load application are generated earlier, which effectively increases the duty cycle and the response speed of the regulator. Upon load release, the ISL6261A will transiently decrease the switching frequency to effectively reduce the duty cycle to achieve fast response.

TABLE 3. FAULT-PROTECTION SUMMARY OF ISL6261A

FAULT TYPE	FAULT DURATION PRIOR TO PROTECTION	PROTECTION ACTIONS	FAULT RESET
Overcurrent fault	120 $\mu s$	PWM tri-state, PGOOD latched low	VR_ON toggle or VDD toggle
Way-Overcurrent fault	<2 $\mu s$	PWM tri-state, PGOOD latched low	VR_ON toggle or VDD toggle
Overvoltage fault (1.7V)	Immediately	Low-side FET on until $V_{core} < 0.85V$ , then PWM tri-state, PGOOD latched low (OV-1.7V always)	VDD toggle
Overvoltage fault (+200mV)	1ms	PWM tri-state, PGOOD latched low	VR_ON toggle or VDD toggle
Undervoltage fault (-300mV)	1ms	PWM tri-state, PGOOD latched low	VR_ON toggle or VDD toggle
Over-temperature fault (NTC<1.18)	Immediately	VR_TT# goes high	N/A

## Protection

The ISL6261A provides overcurrent (OC), overvoltage (OV), undervoltage (UV) and over-temperature (OT) protections as shown in Table 3.

Overcurrent is detected through the droop voltage, which is designed as described in the “Component Selection and Application” section. The OCSET resistor sets the overcurrent protection level. An overcurrent fault will be declared when the droop voltage exceeds the overcurrent set point for more than 120µs. A way-overcurrent fault will be declared in less than 2µs when the droop voltage exceeds twice the overcurrent set point. In both cases, the UGATE and LGATE outputs will be tri-stated and PGOOD will go low.

The overcurrent condition is detected through the droop voltage. The droop voltage is equal to  $I_{core} \times R_{droop}$ , where  $R_{droop}$  is the load line slope. A 10µA current source flows out of the OCSET pin and creates a voltage drop across  $R_{OCSET}$  (shown as  $R_{10}$  in Figure 2). Overcurrent is detected when the droop voltage exceeds the voltage across  $R_{OCSET}$ . Equation 1 gives the selection of  $R_{OCSET}$ :

$$R_{OCSET} = \frac{I_{OC} \times R_{droop}}{10\mu A} \quad (\text{EQ. 1})$$

For example: The desired overcurrent trip level,  $I_{OC}$ , is 30A,  $R_{droop}$  is 2.1mΩ, Equation 1 gives  $R_{OCSET} = 6.3k$ .

Undervoltage protection is independent of the overcurrent limit. A UV fault is declared when the output voltage is lower than (VID-300mV) for more than 1ms. The gate driver outputs will be tri-stated and PGOOD will go low. Note that a practical core regulator design usually trips OC before it trips UV.

There are two levels of overvoltage protection and response. An OV fault is declared when the output voltage exceeds the VID by +200mV for more than 1ms. The gate driver outputs will be tri-stated and PGOOD will go low. The inductor current will decay through the low-side FET body diode. Toggling of VR\_ON or bringing VDD below 4V will reset the fault latch. A way-overvoltage (WOV) fault is declared immediately when the output voltage exceeds 1.7V. The ISL6261A will latch PGOOD low and turn on the low-side FETs. The low-side FETs will remain on until the output voltage drops below approximately 0.85V, then all the FETs are turned off. If the output voltage again rises above 1.7V, the protection process repeats. This mechanism provides maximum protection against a shorted high-side FET while preventing the output from ringing below ground. Toggling VR\_ON cannot reset the WOVS protection; recycling VDD will reset it. The WOVS detector is active all the time, even when other faults are declared, so the processor is still protected against the high-side FET leakage while the FETs are commanded off.


The ISL6261A has a thermal throttling feature. If the voltage on the NTC pin goes below the 1.2V over-temperature threshold, the VR\_TT# pin is pulled low indicating the need for thermal throttling to the system oversight processor. No other action is taken within the ISL6261A.

## Component Selection and Application

### Soft-Start and Mode Change Slew Rates

The ISL6261A commands two different output voltage slew rates for various modes of operation. The slow slew rate reduces the inrush current during start-up and the audible noise during the entry and the exit of Deeper Sleep Mode. The fast slew rate enhances the system performance by achieving active mode regulation quickly during the exit of Deeper Sleep Mode. The SOFT current is bidirectional-charging the SOFT capacitor when the output voltage is commanded to rise, and discharging the SOFT capacitor when the output voltage is commanded to fall.


Figure 5 shows the circuitry on the SOFT pin. The SOFT pin, the non-inverting input of the error amplifier, is connected to ground through capacitor  $C_{SOFT}$ .  $I_{SS}$  is an internal current source connected to the SOFT pin to charge or discharge  $C_{SOFT}$ . The ISL6261A controls the output voltage slew rate by connecting or disconnecting another internal current source  $I_Z$  to the SOFT pin, depending on the state of the system, i.e. Start-up or Active mode, and the logic state on the DPRSLPVR pin. The SOFT-START CURRENT section of the Electrical Specification Table shows the specs of these two current sources.



**FIGURE 5. SOFT PIN CURRENT SOURCES FOR FAST AND SLOW SLEW RATES**

$I_{SS}$  is 41µA typical and is used during start-up and mode changes. When connected to the SOFT pin,  $I_Z$  adds to  $I_{SS}$  to get a larger current, labeled  $I_{GV}$  in the “Electrical Specification Table” starting on page 3, on the SOFT pin.  $I_{GV}$  is typically 200µA with a minimum of 175µA.





**FIGURE 6. SIMPLIFIED VOLTAGE DROOP CIRCUIT WITH CPU-DIE VOLTAGE SENSING AND INDUCTOR DCR CURRENT SENSING**

The IMVP-6<sup>®</sup> specification reveals the critical timing associated with regulating the output voltage. SLEWRATE, given in the IMVP-6<sup>®</sup> specification, determines the choice of the SOFT capacitor,  $C_{SOFT}$ , through Equation 2:

$$C_{SOFT} = \frac{I_{GV}}{SLEWRATE} \quad (\text{EQ. 2})$$

If SLEWRATE is 10mV/µs, and  $I_{GV}$  is typically 200µA,  $C_{SOFT}$  is calculated as:

$$C_{SOFT} = 200\mu\text{A} / (10\text{mV}/\mu\text{s}) = 20\text{nF} \quad (\text{EQ. 3})$$

Choosing 0.015µF will guarantee 10mV/µs SLEWRATE at minimum  $I_{GV}$  value. This choice of  $C_{SOFT}$  controls the start-up slew rate as well. One should expect the output voltage to slew to the Boot value of 1.2V at a rate given by Equation 4:

$$\frac{dV_{soft}}{dt} = \frac{I_{ss}}{C_{SOFT}} = \frac{41\mu\text{A}}{0.015\mu\text{F}} = 2.8\text{mV}/\mu\text{s} \quad (\text{EQ. 4})$$

### Selecting Rbias

To properly bias the ISL6261A, a reference current needs to be derived by connecting a 147k, 1% tolerance resistor from the RBIAS pin to ground. This provides a very accurate 10µA current source from which OCSET reference current is derived.

Caution should be used during layout. This resistor should be placed in close proximity to the RBIAS pin and be connected to good quality signal ground. Do not connect any other components to this pin, as they will negatively impact the performance. Capacitance on this pin may create instabilities and should be avoided.

### Start-up Operation - CLK\_EN# and PGOOD

The ISL6261A provides a 3.3V logic output pin for CLK\_EN#. The system 3.3V voltage source connects to the 3V3 pin, which powers internal circuitry that is solely devoted to the CLK\_EN# function. The output is a CMOS signal with 4mA sourcing and sinking capability. CMOS logic eliminates the need for an external pull-up resistor on this pin, eliminating the loss on the pull-up resistor caused by CLK\_EN# being low in normal operation. This prolongs battery run time. The 3.3V supply should be decoupled to digital ground, not to analog ground, for noise immunity.

At start-up, CLK\_EN# remains high until 13 clock cycles after the core voltage is within 20mV of the boot voltage. The ISL6261A triggers an internal timer for the IMVP6\_PWRGD signal (PGOOD pin). This timer allows PGOOD to go high approximately 7ms after CLK\_EN# goes low.

### Static Mode of Operation - Processor Die Sensing

Remote sensing enables the ISL6261A to regulate the core voltage at a remote sensing point, which compensates for various resistive voltage drops in the power delivery path.

The VSEN and RTN pins of the ISL6261A are connected to Kelvin sense leads at the die of the processor through the processor socket. (The signal names are Vcc\_sense and Vss\_sense respectively). Processor die sensing allows the voltage regulator to tightly control the processor voltage at the die, free of the inconsistencies and the voltage drops due to layouts. The Kelvin sense technique provides for extremely tight load line regulation at the processor die side.

These traces should be laid out as noise sensitive traces. For optimum load line regulation performance, the traces connecting these two pins to the Kelvin sense leads of the processor should be laid out away from rapidly rising voltage nodes (switching nodes) and other noisy traces. Common mode and differential mode filters are recommended as shown in Figure 6. The recommended filter resistance range is 0~10 $\Omega$  so it does not interact with the 50k input resistance of the differential amplifier. The filter resistor may be inserted between VCC-SENSE and the VSEN pin. Another option is to place one between VCC-SENSE and the VSEN pin and another between VSS-SENSE and the RTN pin. The need of these filters also depends on the actual board layout and the noise environment.

Since the voltage feedback is sensed at the processor die, if the CPU is not installed, the regulator will drive the output voltage all the way up to damage the output capacitors due to lack of output voltage feedback. Ropn1 and Ropn2 are recommended, as shown in Figure 6, to prevent this potential issue. Ropn1 and Ropn2, typically ranging 20~100 $\Omega$ , provide voltage feedback from the regulator local output in the absence of the CPU.

### Setting the Switching Frequency - FSET

The R<sup>3</sup> modulator scheme is not a fixed frequency PWM architecture. The switching frequency increases during the application of a load to improve transient performance.

It also varies slightly depending on the input and output voltages and output current, but this variation is normally less than 10% in continuous conduction mode.

Resistor R<sub>fset</sub> (R<sub>7</sub> in Figure 2), connected between the VW and COMP pins of the ISL6261A, sets the synthetic ripple window voltage, and therefore sets the switching frequency. This relationship between the resistance and the switching frequency in CCM is approximately given by Equation 5.

$$R_{fset}(k\Omega) = (\text{period}(\mu\text{s}) - 0.29) \times 2.33 \quad (\text{EQ. 5})$$

In diode emulation mode, the ISL6261A stretches the switching period. The switching frequency decreases as the load becomes lighter. Diode emulation mode reduces the switching loss at light load, which is important in conserving battery power.

### Voltage Regulator Thermal Throttling

Intel® IMVP-6® technology supports thermal throttling of the processor to prevent catastrophic thermal damage to the voltage regulator. The ISL6261A features a thermal monitor sensing the voltage across an externally placed negative temperature coefficient (NTC) thermistor. Proper selection and placement of the NTC thermistor allows for detection of a designated temperature rise by the system.




FIGURE 7. CIRCUITRY ASSOCIATED WITH THE THERMAL THROTTLING FEATURE

Figure 7 shows the circuitry associated with the thermal throttling feature of the ISL6261A. At low temperature, SW1 is on and SW2 connects to the 1.20V side. The total current going into the NTC pin is 60 $\mu$ A. The voltage on the NTC pin is higher than 1.20V threshold voltage and the comparator output is low. VR\_TT# is pulled up high by an external resistor. Temperature increase will decrease the NTC thermistor resistance. This decreases the NTC pin voltage. When the NTC pin voltage drops below 1.2V, the comparator output goes high to pull VR\_TT# low, signaling a thermal throttle. In addition, SW1 turns off and SW2 connects to 1.23V, which decreases the NTC pin current by 6 $\mu$ A and increases the threshold voltage by 30mV. The VR\_TT# signal can be used by the system to change the CPU operation and decrease the power consumption. As the temperature drops, the NTC pin voltage goes up. If the NTC pin voltage exceeds 1.23V, VR\_TT# will be pulled high. Figure 8 illustrates the temperature hysteresis feature of VR\_TT#. T<sub>1</sub> and T<sub>2</sub> (T<sub>1</sub>>T<sub>2</sub>) are two threshold temperatures. VR\_TT# goes low when the temperature is higher than T<sub>1</sub> and goes high when the temperature is lower than T<sub>2</sub>.




FIGURE 8. VR\_TT# TEMPERATURE HYSTERESIS

The NTC thermistor's resistance is approximately given by the following formula:

$$R_{NTC}(T) = R_{NTCTo} \cdot e^{b \cdot \left( \frac{1}{T+273} - \frac{1}{To+273} \right)} \quad (\text{EQ. 6})$$

T is the temperature of the NTC thermistor and b is a constant determined by the thermistor material.  $T_o$  is the reference temperature at which the approximation is derived. The most commonly used  $T_o$  is +25°C. For most commercial NTC thermistors, there is b = 2750k, 2600k, 4500k or 4250k.

From the operation principle of VR\_TT#, the NTC resistor satisfies the following equation group:

$$R_{NTC}(T_1) + R_s = \frac{1.20V}{60\mu A} = 20k\Omega \quad (\text{EQ. 7})$$

$$R_{NTC}(T_2) + R_s = \frac{1.23V}{54\mu A} = 22.78k\Omega \quad (\text{EQ. 8})$$

From Equation 7 and Equation 8, the following can be derived:

$$R_{NTC}(T_2) - R_{NTC}(T_1) = 2.78k\Omega \quad (\text{EQ. 9})$$

Substitution of Equation 6 into Equation 9 yields the required nominal NTC resistor value:

$$R_{NTCTo} = \frac{2.78k\Omega \cdot e^{b \cdot \left( \frac{1}{To+273} \right)}}{e^{b \cdot \left( \frac{1}{T_2+273} \right)} - e^{b \cdot \left( \frac{1}{T_1+273} \right)}} \quad (\text{EQ. 10})$$

In some cases, the constant b is not accurate enough to approximate the resistor value; manufacturers provide the resistor ratio information at different temperatures. The nominal NTC resistor value may be expressed in another way as follows:

$$R_{NTCTo} = \frac{2.78k\Omega}{\frac{\Lambda}{R_{NTC}(T_2)} - \frac{\Lambda}{R_{NTC}(T_1)}} \quad (\text{EQ. 11})$$

where  $\frac{\Lambda}{R_{NTC}(T)}$  is the normalized NTC resistance to its nominal value. The normalized resistor value on most NTC thermistor datasheets is based on the value at +25°C.

Once the NTC thermistor resistor is determined, the series resistor can be derived by:

$$R_s = \frac{1.20V}{60\mu A} - R_{NTC}(T_1) = 20k\Omega - R_{NTC_{T_1}} \quad (\text{EQ. 12})$$

Once  $R_{NTCTo}$  and  $R_s$  is designed, the actual NTC resistance at  $T_2$  and the actual  $T_2$  temperature can be found in:

$$R_{NTC_{T_2}} = 2.78k\Omega + R_{NTC_{T_1}} \quad (\text{EQ. 13})$$

$$T_{2\_actual} = \frac{1}{\frac{1}{b} \ln\left(\frac{R_{NTC_{T_2}}}{R_{NTCTo}}\right) + 1/(273 + T_o)} - 273 \quad (\text{EQ. 14})$$

One example of using Equations 10, 11 and 12 to design a thermal throttling circuit with the temperature hysteresis +100°C to +105°C is illustrated as follows. Since  $T_1 = +105^\circ\text{C}$  and  $T_2 = +100^\circ\text{C}$ , if we use a Panasonic NTC with b = 4700, Equation 9 gives the required NTC nominal resistance as

$$R_{NTC_{To}} = 431k\Omega$$

The NTC thermistor datasheet gives the resistance ratio as 0.03956 at +100°C and 0.03322 at +105°C. The b value of 4700k in Panasonic datasheet only covers up to +85°C; therefore, using Equation 11 is more accurate for +100°C design and the required NTC nominal resistance at +25°C is 438kΩ. The closest NTC resistor value from manufacturers is 470kΩ. So Equation 12 gives the series resistance as follows:

$$R_s = 20k\Omega - R_{NTC_{105C}} = 20k\Omega - 15.61k\Omega = 4.39k\Omega$$

The closest standard value is 4.42kΩ. Furthermore, Equation 13 gives the NTC resistance at  $T_2$ :

$$R_{NTC_{T_2}} = 2.78k\Omega + R_{NTC_{T_1}} = 18.39k\Omega$$

The NTC branch is designed to have a 470k NTC and a 4.42k resistor in series. The part number of the NTC thermistor is ERTJ0EV474J. It is a 0402 package. The NTC thermistor should be placed in the spot that gives the best indication of the temperature of the voltage regulator. The actual temperature hysteric window is approximately +105°C to +100°C.




FIGURE 9. EQUIVALENT MODEL FOR DROOP CIRCUIT USING DCR SENSING

**Static Mode of Operation - Static Droop Using DCR Sensing**

The ISL6261A has an internal differential amplifier to accurately regulate the voltage at the processor die.

For DCR sensing, the process to compensate the DCR resistance variation takes several iterative steps. Figure 2 shows the DCR sensing method. Figure 9 shows the simplified model of the droop circuitry. The inductor DC current generates a DC voltage drop on the inductor DCR. Equation 15 gives this relationship.

$$V_{DCR} = I_o \times DCR \tag{EQ. 15}$$

An R-C network senses the voltage across the inductor to get the inductor current information.  $R_n$  represents the NTC network consisting of  $R_{ntc}$ ,  $R_{series}$  and  $R_{par}$ . The choice of  $R_s$  will be discussed in the next section.

The first step in droop load line compensation is to choose  $R_n$  and  $R_s$  such that the correct droop voltage appears even at light loads between the VSUM and VO nodes. As a rule of thumb, the voltage drop across the  $R_n$  network,  $V_n$ , is set to be 0.5 to 0.8 times  $V_{DCR}$ . This gain, defined as  $G_1$ , provides a fairly reasonable amount of light load signal from which to derive the droop voltage.

The NTC network resistor value is dependent on the temperature and is given by Equation 16:

$$R_n(T) = \frac{(R_{series} + R_{ntc}) \cdot R_{par}}{R_{series} + R_{ntc} + R_{par}} \tag{EQ. 16}$$

$G_1$ , the gain of  $V_n$  to  $V_{DCR}$ , is also dependent on the temperature of the NTC thermistor:

$$G_1(T) = \frac{\Delta R_n(T)}{R_n(T) + R_s} \tag{EQ. 17}$$

The inductor DCR is a function of the temperature and is approximately given by Equation 18:

$$DCR(T) = DCR_{25C} \cdot (1 + 0.00393 \cdot (T - 25)) \tag{EQ. 18}$$

in which 0.00393 is the temperature coefficient of the copper. The droop amplifier output voltage divided by the total load current is given by Equation 19:

$$R_{droop} = G_1(T) \cdot DCR(T) \cdot k_{droopamp} \tag{EQ. 19}$$

$R_{droop}$  is the actual load line slope. To make  $R_{droop}$  independent of the inductor temperature, it is desired to have:

$$G_1(T) \cdot (1 + 0.00393 \cdot (T - 25)) \cong G_{1target} \tag{EQ. 20}$$

where  $G_{1target}$  is the desired ratio of  $V_n/V_{DCR}$ . Therefore, the temperature characteristics  $G_1$  is described by Equation 21:

$$G_1(T) = \frac{G_{1target}}{(1 + 0.00393 \cdot (T - 25))} \tag{EQ. 21}$$

For different  $G_1$  and NTC thermistor preference, Intersil provides a design spreadsheet to generate the proper value of  $R_{ntc}$ ,  $R_{series}$ ,  $R_{par}$

$R_{drp1}$  ( $R_{11}$  in Fig. 2) and  $R_{drp2}$  ( $R_{12}$  in Figure 2) sets the droop amplifier gain, according to Equation 22:

$$k_{droopamp} = 1 + \frac{R_{drp2}}{R_{drp1}} \tag{EQ. 22}$$

After determining  $R_s$  and  $R_n$  networks, use Equation 23 to calculate the droop resistances  $R_{drp1}$  and  $R_{drp2}$ :

$$R_{drp2} = \left( \frac{R_{droop}}{DCR \cdot GI(25^\circ C)} - 1 \right) \cdot R_{drp1} \quad (\text{EQ. 23})$$

$R_{droop}$  is 2.1mV/A per Intel® IMVP-6® specification.

The effectiveness of the  $R_n$  network is sensitive to the coupling coefficient between the NTC thermistor and the inductor. The NTC thermistor should be placed in close proximity of the inductor.

To verify whether the NTC network successfully compensates the DCR change over temperature, one can apply full load current, wait for the thermal steady state, and see how much the output voltage deviates from the initial voltage reading. Good thermal compensation can limit the drift to less than 2mV. If the output voltage decreases when the temperature increases, that ratio between the NTC thermistor value and the rest of the resistor divider network has to be increased. Following the evaluation board value and layout of NTC placement will minimize the engineering time.

The current sensing traces should be routed directly to the inductor pads for accurate DCR voltage drop measurement. However, due to layout imperfection, the calculated  $R_{drp2}$  may still need slight adjustment to achieve optimum load line slope. It is recommended to adjust  $R_{drp2}$  after the system has achieved thermal equilibrium at full load. For example, if the max current is 20A, one should apply 20A load current and look for 42mV output voltage droop. If the voltage droop is 40mV, the new value of  $R_{drp2}$  is calculated by:

$$R_{drp2\_new} = \frac{42 \text{ mV}}{40 \text{ mV}} (R_{drp1} + R_{drp2}) - R_{drp1} \quad (\text{EQ. 24})$$

For the best accuracy, the effective resistance on the DFB and VSUM pins should be identical so that the bias current of the droop amplifier does not cause an offset voltage. The effective resistance on the VSUM pin is the parallel of  $R_s$  and  $R_n$ , and the effective resistance on the DFB pin is the parallel of  $R_{drp1}$  and  $R_{drp2}$ .

### Dynamic Mode of Operation – Droop Capacitor Design in DCR Sensing

Figure 10 shows the desired waveforms during load transient response.  $V_{core}$  needs to be as square as possible at  $I_{core}$  change. The  $V_{core}$  response is determined by several factors, namely the choice of output inductor and output capacitor, the compensator design, and the droop capacitor design.

The droop capacitor refers to  $C_n$  in Figure 9. If  $C_n$  is designed correctly, its voltage will be a high-bandwidth analog voltage of the inductor current. If  $C_n$  is not designed correctly, its voltage will be distorted from the actual waveform of the inductor current and worsen the transient response. Figure 11 shows the transient response when  $C_n$  is too small.  $V_{core}$  may sag

excessively upon load application to create a system failure. Figure 12 shows the transient response when  $C_n$  is too large.  $V_{core}$  is sluggish in drooping to its final value. There will be excessive overshoot if a load occurs during this time, which may potentially hurt the CPU reliability.




FIGURE 10. DESIRED LOAD TRANSIENT RESPONSE WAVEFORMS




FIGURE 11. LOAD TRANSIENT RESPONSE WHEN  $C_n$  IS TOO SMALL




FIGURE 12. LOAD TRANSIENT RESPONSE WHEN  $C_n$  IS TOO LARGE

The current sensing network consists of  $R_n$ ,  $R_s$  and  $C_n$ . The effective resistance is the parallel of  $R_n$  and  $R_s$ . The RC time constant of the current sensing network needs to match the L/DCR time constant of the inductor to get correct representation of the inductor current waveform. Equation 25 shows this equation:

$$\frac{L}{DCR} = \left( \frac{R_n \times R_s}{R_n + R_s} \right) \times C_n \quad (\text{EQ. 25})$$

Solving for  $C_n$  yields:

$$C_n = \frac{L}{\frac{DCR}{R_n + R_s}} \quad (\text{EQ. 26})$$

For example:  $L = 0.45\mu\text{H}$ ,  $\text{DCR} = 1.1\text{m}\Omega$ ,  $R_s = 7.68\text{k}\Omega$ , and  $R_n = 3.4\text{k}\Omega$

$$C_n = \frac{0.45\mu\text{H}}{\text{parallel}(7.68\text{k}, 3.4\text{k})} = 174\text{nF} \quad (\text{EQ. 27})$$

Since the inductance and the DCR typically have 20% and 7% tolerance respectively, the L/DCR time constant of each individual inductor may not perfectly match the RC time constant of the current sensing network. In mass production, this effect will make the transient response vary a little bit from board to board. Compared with potential long-term damage on CPU reliability, an immediate system failure is worse. So it is desirable to avoid the waveforms shown in Figure 11. It is recommended to choose the minimum  $C_n$  value based on the maximum inductance so only the scenarios of Figures 10 and 12 may happen. It should be noted that, after calculation, fine-tuning of  $C_n$  value may still be needed to account for board parasitics.  $C_n$  also needs to be a high-grade cap like X7R with low tolerance. Another good option is the NPO/COG (class-I) capacitor, featuring only 5% tolerance and very good thermal characteristics. But the NPO/COG caps are only available in small capacitance values. In order to use such capacitors, the resistors and thermistors surrounding the droop voltage sensing and droop amplifier need to be scaled up 10X to reduce the capacitance by 10X. Attention needs to be paid in balancing the impedance of droop amplifier.

### Dynamic Mode of Operation - Compensation Parameters

The voltage regulator is equivalent to a voltage source equal to VID in series with the output impedance. The output impedance needs to be  $2.1\text{m}\Omega$  in order to achieve the  $2.1\text{mV/A}$  load line. It is highly recommended to design the compensation such that the regulator output impedance is  $2.1\text{m}\Omega$ . A type-III compensator is recommended to achieve the best performance. Intersil provides a spreadsheet to design the compensator parameters. Figure 13 shows an example of the spreadsheet. After the user inputs the parameters in the blue font, the spreadsheet will calculate the recommended compensator parameters (in the pink font), and show the loop gain curves and the regulator output impedance curve. The loop gain curves need to be stable for regulator stability, and the impedance curve needs to be equal to or smaller than  $2.1\text{m}\Omega$  in the entire frequency range to achieve good transient response.

The user can choose the actual resistor and capacitor values based on the recommendation and input them in the spreadsheet, then see the actual loop gain curves and the regulator output impedance curve.

Caution needs to be used in choosing the input resistor to the FB pin. Excessively high resistance will cause an error to the output voltage regulation due to the bias current flowing in the FB pin. It is recommended to keep this resistor below  $3\text{k}$ .

### Droop using Discrete Resistor Sensing - Static/Dynamic Mode of Operation

Figure 3 shows a detailed schematic using discrete resistor sensing of the inductor current. Figure 14 shows the equivalent circuit. Since the current sensing resistor voltage represents the actual inductor current information,  $R_s$  and  $C_n$  simply provide noise filtering. The most significant noise comes from the ESL of the current sensing resistor. A low ESL sensing resistor is strongly recommended. The recommended  $R_s$  is  $100\Omega$  and the recommended  $C_n$  is  $220\text{pF}$ . Since the current sensing resistance does not appreciably change with temperature, the NTC network is not needed for thermal compensation.

Droop is designed the same way as the DCR sensing approach. The voltage on the current sensing resistor is given by the following Equation 28:

$$V_{rsen} = R_{sen} \cdot I_o \quad (\text{EQ. 28})$$

Equation 21 shows the droop amplifier gain. So the actual droop is given by Equation 29:

$$R_{droop} = R_{sen} \cdot \left( 1 + \frac{R_{drp2}}{R_{drp1}} \right) \quad (\text{EQ. 29})$$

Solving for  $R_{drp2}$  yields:

$$R_{drp2} = R_{drp1} \cdot \left( \frac{R_{droop}}{R_{sen}} - 1 \right) \quad (\text{EQ. 30})$$

For example:  $R_{droop} = 2.1\text{m}\Omega$ . If  $R_{sen} = 1\text{m}$  and  $R_{drp1} = 1\text{k}$ , easy calculation gives that  $R_{drp2}$  is  $1.1\text{k}$ .

The current sensing traces should be routed directly to the current sensing resistor pads for accurate measurement. However, due to layout imperfections, the calculated  $R_{drp2}$  may still need slight adjustment to achieve optimum load line slope. It is recommended to adjust  $R_{drp2}$  after the system has achieved thermal equilibrium at full load.



**Operation Parameters**

Controller Part Number: ISL6261 ▼

Phase Number: **1**

Vin: **12 volts**

Vo: **1.2 volts**

Full Load Current: **20 Amps**

Estimated Full-Load Efficiency: **88 %**

Number of Output Bulk Capacitors: **4**

Capacitance of Each Output Bulk Capacitor: **330 uF**

ESR of Each Output Bulk Capacitor: **6 mΩ**

Number of Output Ceramic Capacitors: **32**

Capacitance of Each Output Ceramic Capacitor: **22 uF**

ESR of Each Output Ceramic Capacitor: **2 mΩ**

Switching Frequency: **300 kHz**

Inductance Per Phase: **0.45 uH**

CPU Socket Resistance: **0.6 mΩ**

Desired Load-Line Slope: **2.1 mΩ**

**Read the instructions if you want to change these settings !**

Kp2: **0.245**

Kwi: **1.3**

**Compensator Component Parameters**

	Calculated Value	User-Selected Value
R1	2.200 kΩ	2.21 kΩ
R2	460.247 kΩ	464 kΩ
R3	5.472 kΩ	5.49 kΩ
C1	144.911 pF	150 pF
C2	395.742 pF	390 pF
C3	45.736 pF	47 pF

Use The User-Selected Value (Y/N)? **N** ▼




FIGURE 13. AN EXAMPLE OF ISL6261A COMPENSATION SPREADSHEET




FIGURE 14. EQUIVALENT MODEL FOR DROOP CIRCUIT USING DISCRETE RESISTOR SENSING

**Typical Performance** (ISL6261 Data, Taken on ISL6261A Eval1 Rev.A Evaluation Board)




FIGURE 15. CCM EFFICIENCY, VID = 1.1V,  $V_{IN1} = 8V$ ,  $V_{IN2} = 12.6V$  AND  $V_{IN3} = 19V$




FIGURE 16. CCM LOAD LINE AND THE SPEC, VID = 1.1V,  $V_{IN1} = 8V$ ,  $V_{IN2} = 12.6V$  AND  $V_{IN3} = 19V$




FIGURE 17. DEM EFFICIENCY, VID = 0.7625V,  $V_{IN1} = 8V$ ,  $V_{IN2} = 12.6V$  AND  $V_{IN3} = 19V$






FIGURE 18. DEM LOAD LINE AND THE SPEC, VID = 0.7625V,  $V_{IN1} = 8V$ ,  $V_{IN2} = 12.6V$  AND  $V_{IN3} = 19V$




**Typical Performance** (ISL6261 Data, Taken on ISL6261A Eval1 Rev.A Evaluation Board) (Continued)




**FIGURE 19. ENHANCED DEM EFFICIENCY, VID = 0.7625V, VIN1 = 8V, VIN2 = 12.6V AND VIN3 = 19V**




**FIGURE 20. ENHANCED DEM LOAD LINE, VID = 0.7625V, VIN1 = 8V, VIN2 = 12.6V AND VIN3 = 19V**




**FIGURE 21. ENHANCED DEM EFFICIENCY, VID = 1.1V, VIN1 = 8V, VIN2 = 12.6V AND VIN3 = 19V**



**FIGURE 22. ENHANCED DEM LOAD LINE, VID = 1.1V, VIN1 = 8V, VIN2 = 12.6V AND VIN3 = 19V**




**FIGURE 23. SOFT-START, VIN = 19V, Io = 0A, VID = 1.5V, Ch1: VR\_ON, Ch2: VO, Ch3: PMON, Ch4: PHASE**




**FIGURE 24. SOFT-START, VIN = 19V, Io = 0A, VID = 1.1V, Ch1: VR\_ON, Ch2: VO, Ch3: PMON, Ch4: PHASE**


**Typical Performance** (ISL6261 Data, Taken on ISL6261A Eval1 Rev.A Evaluation Board) (Continued)




**FIGURE 25.**  $V_{BOOT}$  TO VID,  $V_{IN} = 19V$ ,  $I_o = 2A$ , VID = 1.5V, Ch1: CLK\_EN#, Ch2:  $V_O$ , Ch3: PMON, Ch4: PHASE




**FIGURE 26.**  $V_{BOOT}$  TO VID,  $V_{IN} = 19V$ ,  $I_o = 2A$ , VID = 0.7625V, Ch1: CLK\_EN#, Ch2:  $V_O$ , Ch3: PMON, Ch4: PHASE




**FIGURE 27.** CLK\_EN# AND PGOOD ASSERTION DELAY,  $V_{IN} = 19V$ ,  $I_o = 2A$ , VID = 1.1V, Ch1: CLK\_EN#, Ch2:  $V_O$ , Ch3: PGOOD, Ch4: PHASE



**FIGURE 28.** SHUT DOWN,  $V_{IN} = 12.6V$ ,  $I_o = 2A$ , VID = 1.1V, Ch1: VR\_ON, Ch2:  $V_O$ , Ch3: PGOOD, Ch4: PHASE




**FIGURE 29.** SOFT START INRUSH CURRENT,  $V_{IN} = 19V$ ,  $I_o = 2A$ , VID = 1.1V, Ch1: DROOP-VO (2.1mV = 1A), Ch2:  $V_O$ , Ch3: Vcomp, Ch4: PHASE




**FIGURE 30.**  $V_{IN}$  TRANSIENT TEST,  $V_{IN} = 8 \rightarrow 19V$ ,  $I_o = 2A$ , VID = 1.1V, Ch2:  $V_O$ , Ch3:  $V_{IN}$ , Ch4: PHASE


**Typical Performance** (ISL6261 Data, Taken on ISL6261A Eval1 Rev.A Evaluation Board) (Continued)




**FIGURE 31. C4 ENTRY/EXIT,  $V_{IN} = 12.6V$ ,  $I_o = 0.7A$ ,  
HFM/LFM/C4 VID = 1.05V/0.8375V/0.7625V,  
FDE = DPRSLPVR, Ch1: PMON, Ch2:  $V_O$ ,  
Ch3: 40k/100pF FILTERED PMON, Ch4: PHASE**




**FIGURE 32. VID TOGGLING,  $V_{IN} = 12.6V$ ,  $I_o = 16.5A$ ,  
HFM/LFM VID = 1.05V/0.8375V,  
FDE = DPRSLPVR, Ch1: PMON, Ch2:  $V_O$ ,  
Ch3: 40k/100pF FILTERED PMON, Ch4: PHASE**




**FIGURE 33. LOAD TRANSIENT RESPONSE IN CCM  
 $V_{IN} = 12.6V$ ,  $I_o = 2A \rightarrow 20A$  (100A/μs), VID = 1.1V,  
Ch1: PMON, Ch2:  $V_O$ , Ch3: 40k/100pF FILTERED  
PMON, Ch4: PHASE**




**FIGURE 34. LOAD TRANSIENT RESPONSE IN CCM  
 $V_{IN} = 12.6V$ ,  $I_o = 20A \rightarrow 2A$  (50A/μs), VID = 1.1V,  
Ch1: PMON, Ch2:  $V_O$ , Ch3: 40k/100pF FILTERED  
PMON, Ch4: PHASE**




**FIGURE 35. LOAD TRANSIENT RESPONSE IN CCM  
 $V_{IN} = 12.6V$ ,  $I_o = 2A \rightarrow 20A$  (100A/μs)  $\rightarrow 2A$  (50A/μs),  
VID = 1.1V, Ch1: PMON, Ch2:  $V_O$ , Ch3: 40k/100pF  
FILTERED PMON, Ch4: PHASE**




**FIGURE 36. LOAD TRANSIENT RESPONSE IN EDEM  
 $V_{IN} = 8V$ ,  $I_o = 2A \leftarrow \rightarrow 20A$ , VID = 1.1V,  
Ch1:  $I_o$ , Ch2:  $V_O$ , Ch3: PMON, Ch4: PHASE**

**Typical Performance** (ISL6261 Data, Taken on ISL6261A Eval1 Rev.A Evaluation Board) (Continued)


**FIGURE 37. LOAD TRANSIENT RESPONSE IN EDEM**  
 $V_{IN} = 8V$ ,  $I_o = 2A \leftrightarrow 20A$ ,  $VID = 1.1V$ ,  
 Ch1:  $I_o$ , Ch2:  $V_o$ , Ch3: PMON, Ch4: PHASE



**FIGURE 38. LOAD TRANSIENT RESPONSE IN EDEM**  
 $V_{IN} = 8V$ ,  $I_o = 2A \leftrightarrow 20A$ ,  $VID = 1.1V$ ,  
 Ch1:  $I_o$ , Ch2:  $V_o$ , Ch3: PMON, Ch4: PHASE



**FIGURE 39. OVERCURRENT PROTECTION**,  $V_{IN} = 12.6V$ ,  
 $I_o = 0A \rightarrow 28A$ ,  $VID = 1.1V$ , Ch1: DROOP-VO  
 (2.1mV = 1A), Ch2:  $V_o$ , Ch3: PGOOD,  
 Ch4: PHASE



**FIGURE 40. OVERVOLTAGE (>1.7V) PROTECTION**,  
 $V_{IN} = 12.6V$ ,  $I_o = 2A$ ,  $VID = 1.1V$ ,  
 Ch2:  $V_o$ , Ch3: PGOOD, Ch4: PHASE

© Copyright Intersil Americas LLC 2006-2009. All Rights Reserved.  
 All trademarks and registered trademarks are the property of their respective owners.

For additional products, see [www.intersil.com/en/products.html](http://www.intersil.com/en/products.html)


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted  
 in the quality certifications found at [www.intersil.com/en/support/qualandreliability.html](http://www.intersil.com/en/support/qualandreliability.html)

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)


# ISL6261A Eval1 Evaluation Board Schematics



## Controller



NOTE:  
RUN LGATE1 TRACE PARALLEL TO TRACE CONNECTING PGND1 AND SOURCE OF Q3 AND Q4.


### ISL6261A Eval1 Evaluation Board Schematics (Continued) Power Stage






### ISL6261A Eval1 Evaluation Board Schematics (Continued)

#### Socket



### ISL6261A Eval1 Evaluation Board Schematics (Continued)


### Dynamic Load





# ISL6261A Eval1 Evaluation Board Schematics (Continued)

## Geyserville Transition Gen.







# Package Outline Drawing

## L40.6x6

40 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE

Rev 3, 10/06



NOTES:

1. Dimensions are in millimeters.  
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.