1Gb NAND Flash

Single-Level-Cell (1bit/cell)

datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2010 Samsung Electronics Co., Ltd. All rights reserved.



Revision History

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>	<u>Editor</u>
0.0	1. Initial issue	Dec. 09, 2009	Advance	-
0.1	 Max tR value has changed from 35us to 40us Min tRC/ tWC value has changed from 30ns to 25ns Chapter 2.9, 2.10 AC parameters revised Chapter 2.3 ISB2 MAX value has changed from 50 to 80 Chapter 2.6 Capacitance value has changed from 8 to 10 	May. 03, 2010	Advance	H.K.Kim
1.0	 FBGA pkg code change H->B Device code(4th Cycle) has changed from 15h to 95h Chapter 1.5.1 63ball FBGA pkg dimension has changed. 	Jul. 07, 2010	Final	H.K.Kim
1.1	 Chapter 2.4 NOTE is Amendment. Chapter 1.4.1 PACKAGE DIMENSIONS revised. Chapter 1.5 Pin Configuration (FBGA) revised. 	Nov. 12, 2010	Final	H.K.Kim



Table Of Contents

1.0 INTRODUCTION	
1.1 General Description	
1.2 Features	
1.3 General Description	
1.4Pin Configuration (TSOP1)	
1.4.1 Package Dimensions	
1.5.1 Package Dimensions	
1.6 Pin Description	
•	
2.0 PRODUCT INTRODUCTION	
2.1 Absolute Maximum Ratings 2.2 Recommended Operating Conditions	11
2.3 DC And Operating Characteristics(Recommended operating conditions otherwise noted.)	
2.4 Valid Block	
2.5 AC Test Condition	
2.6 Capacitance(TA=25°C, VCC=3.3V, f=1.0MHz)	
2.7 Mode Selection	
2.8 Program / Erase Characteristics	
2.9 AC Timing Characteristics for Command / Address / Data Input	
2.10 AC Characteristics for Operation	14
3.0 NAND FLASH TECHNICAL NOTES	15
3.1 Initial Invalid Block(s)	
3.2 Identifying Initial Invalid Block(s)	
3.3 Error in Write or Read Operation	
3.4 Addressing for Program Operation	
4.0 SYSTEM INTERFACE USING CE DON'T-CARE.	
4.1 Command Latch Cycle	
4.2 Address Latch Cycle	
4.3 Input Data Latch Cycle	
4.4 Status Read Cycle	
4.6 Read Operation(Intercepted by CE)	
4.7 Random Data Output In a Page	
4.8 Page Program Operation	
4.9 Page Program Operation with Random Data Input	
4.10 Copy-Back Program Operation with Random Data Input	
4.11 Block Erase Operation	
4.12 Read ID Operation	28
5.0 DEVICE OPERATION	31
5.1 Page Read	
5.2 Page Program	
5.3 Copy-Back Program	
5.4 Block Erase	
5.5 Read Status	
5.7 Reset	
5.8 Ready/busy	
6.0 DEVICE OPERATION	
7.0 BACKWARD COMPATIBILITY INFORMATION	38



1.0 INTRODUCTION

1.1 General Description

Part Number	Vcc Range	Organization	PKG Type
K9F1G08U0D-S	2.7V ~ 3.6V	x8	TSOP1
K9F1G08U0D-B	2.7V ~ 3.6V	x8	63FBGA

1.2 Features

Voltage Supply

- 3.3V Device(K9F1G08U0D): 2.7V ~ 3.6V

Organization

- Memory Cell Array: (128M + 4M) x 8bit
- Data Register: (2K + 64) x 8bit
- Automatic Program and Erase
- Page Program: (2K + 64)Byte

- Page Program : (2K + 64)Byte
- Block Erase : (128K + 4K)Byte
• Page Read Operation

Page Read Operation
Page Size: (2K + 64)Byte
Random Read: 40µs(Max.)
Serial Access: 25ns(Min.)

• Fast Write Cycle Time

- Page Program time : 250μs(Typ.)- Block Erase Time : 2ms(Typ.)

Command/Address/Data Multiplexed I/O Port

• Hardware Data Protection

- Program/Erase Lockout During Power Transitions

• Reliable CMOS Floating-Gate Technology

-Endurance & Data Retention : Refor to the gualification report

-ECC regnirement : 1 bit / 528bytes

• Command Driven Operation

• Unique ID for Copyright Protection

63 FBGA (9 x 11 / 0.8 mm pitch)

• Package :

- K9F1G08U0D-SCB0/SIB0 : Pb-FREE PACKAGE 48 - Pin TSOP I (12 x 20 / 0.5 mm pitch) - K9F1G08U0D-BCB0/BIB0 : Pb-FREE PACKAGE


1.3 General Description

Offered in 128Mx8bit, the K9F1G08U0D is a 1G-bit NAND Flash Memory with spare 32M-bit. Its NAND cell provides the most cost-effective solution for the solid state application market. A program operation can be performed in typical 250µs on the (2K+64)Byte page and an erase operation can be performed in typical 2ms on a (128K+4K)Byte block. Data in the data register can be read out at 25ns cycle time per Byte. The I/O pins serve as the ports for address and data input/output as well as command input. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the K9F1G08U0D's extended reliability by providing ECC(Error Correcting Code) with real time mapping-out algorithm. The K9F1G08U0D is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable app.lications requiring non-volatility.




1.4Pin Configuration (TSOP1)

K9F1G08U0D-SCB0/SIB0



1.4.1 Package Dimensions


48-PIN LEAD FREE PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(I)






1.5 Pin Configuration (FBGA)

K9F1G08U0D-BCB0/BIB0





1.5.1 Package Dimensions






1.6 Pin Description

Pin Name	Pin Function
I/Oo ~ I/O7	DATA INPUTS/OUTPUTS The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
CLE	COMMAND LATCH ENABLE The CLE input controls the activating path for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
ALE	ADDRESS LATCH ENABLE The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of WE with ALE high.
CE	CHIP ENABLE The CE input is the device selection control. When the device is in the Busy state, CE high is ignored, and the device does not return to standby mode in program or erase operation.
RE	READ ENABLE The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of RE which also increments the internal column address counter by one.
WE	WRITE ENABLE The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the WE pulse.
WP	WRITE PROTECT The WP pin provides inadvertent program/erase protection during power transitions. The internal high voltage generator is reset when the WP pin is active low.
R/B	READY/BUSY OUTPUT The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.
Vcc	POWER Vcc is the power supply for device.
Vss	GROUND
N.C	NO CONNECTION


NOTE

Connect all VCC and VSS pins of each device to common power supply outputs.





[Figure 1] K9F1G08U0D Functional Block Diagram



[Figure 2] K9F1G08U0D Array Organization

	I/O 0	I/O 1	I/O 2	I/O 3	I/O 4	I/O 5	I/O 6	I/O 7
1st Cycle	Ao	A1	A ₂	Аз	A ₄	A 5	A ₆	A7
2nd Cycle	A8	A 9	A10	A11	*L	*L	*L	*L
3rd Cycle	A12	A13	A14	A15	A16	A17	A18	A 19
4th Cycle	A20	A21	A22	A23	A24	A25	A26	A27

Column Address Column Address **Row Address Row Address**

NOTE:

Column Address: Starting Address of the Register.



^{*} L must be set to "Low".
* The device ignores any additional input of address cycles than required.

2.0 PRODUCT INTRODUCTION

NAND Flash Memory has addresses multiplexed into 8 I/Os. This scheme dramatically reduces pin counts and allows system upgrades to future densities by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing WE to low while CE is low. Those are latched on the rising edge of WE. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. Some commands require one bus cycle. For example, Reset Command, Status Read Command, etc. require just one cycle bus. Some other commands, like page read and block erase and page program, require two cycles: one cycle for setup and the other cycle for execution. Page Read and Page Program need the same five address cycles following the required command input. In Block Erase operation, however, only the three row address cycles are used. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the K9G1G08U0D.

[Table 1] Command Sets

Function	1st Cycle	2nd Cycle	Acceptable Command during Busy
Read	00h	30h	
Read for Copy Back	00h	35h	
Read ID	90h	-	
Reset	FFh	-	0
Page Program	80h	10h	
Copy-Back Program	85h	10h	
Block Erase	60h	D0h	
Random Data Input ⁽¹⁾	85h	-	
Random Data Output ⁽¹⁾	05h	E0h	
Read Status	70h	-	0

NOTE:

Caution:

Any undefined command inputs are prohibited except for above command set of Table 1.



¹⁾ Random Data Input/Output can be executed in a page.

2.1 Absolute Maximum Ratings

Parameter		Symbol	Rating	Unit
Voltage on any pin relative to VSS		Vcc	-0.6 to + 4.6	
		Vin	-0.6 to + 4.6	V
		VI/O	-0.6 to Vcc + 0.3 (< 4.6V)	
Temperature Under Bias	K9F1G08U0D-SCB0	TBIAS	-10 to +125	°C
Temperature Orider bias	K9F1G08U0D-SIB0	I BIAS	-40 to +125	
Storage Temperature	K9F1G08U0D-SCB0	Тѕтс	-65 to +150	°C
K9F1G08U0D-SIB0		1516	-03 to +130	
Short Circuit Current		Ios	5	mA

NOTE:

- 1) Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns.

 Maximum DC voltage on input/output pins is Vcc+0.3V which, during transitions, may overshoot to Vcc+2.0V for periods <20ns.
- 2) Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2.2 Recommended Operating Conditions

(Voltage reference to GND, K9F1G08U0D-SCB0 :Ta=0 to 70°C, K9F1G08U0D-SIB0:Ta=-40 to 85°C)

Parameter	Symbol		Unit		
i didilietei	Symbol	Min	Тур.	Max	Ome
Supply Voltage	Vcc	2.7	3.3	3.6	V
Supply Voltage	Vss	0	0	0	V

2.3 DC And Operating Characteristics(Recommended operating conditions otherwise noted.)

	Parameter	Cumbal	Test Conditions	K9F	1G08U0D(3	3.3V)	Unit
	Farameter	Symbol	rest conditions	Min Typ		Max	Ullit
Operating	Page Read with Serial Access	lcc1	tRC=25ns CE=VIL, IOUT=0mA		00	0.5	
Current Program Erase	Program	Icc2	-	-	20	35	mA
	Erase	Icc3	-				
Stand-by Curre	ent(TTL)	IsB1	CE=VIH, WP=0V/Vcc	-	-	1	
Stand-by Curre	ent(CMOS)	IsB2	CE=Vcc-0.2, WP=0V/Vcc	-	10	80	
Input Leakage	Current	ILI	VIN=0 to Vcc(max)	-	-	±10	μА
Output Leakaç	ge Current	ILO	Vout=0 to Vcc(max)	-	-	±10	
Input High Vol	tage	VIH ⁽¹⁾	-	0.8xVcc	-	Vcc +0.3	
Input Low Volt	age, All inputs	VIL ⁽¹⁾	-	-0.3	-	0.2XVcc	V
Output High V	oltage Level	Vон	K9F1G08U0D :lон=-400μA	2.4	-	-	
Output Low Vo	oltage Level	Vol	K9F1G08U0D :loL=2.1mA	-	-	0.4	
Output Low Co	urrent(R/B)	IoL(R/B)	K9F1G08U0D :VoL=0.4V	8	10	-	mA

NOTE:

- 1) VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for durations of 20 ns or less
- 2) Typical value is measured at Vcc=3.3V, TA=25°C. Not 100% tested.



2.4 Valid Block

Parameter	Symbol	Min	Тур.	Max	Unit
K9F1G08U0D	N∨B	1,004	-	1,024	Blocks

NOTE:

2.5 AC Test Condition

(K9F1G08U0D-XCB0 :TA=0 to 70°C, K9F1G08U0D-XIB0:TA=-40 to 85°C, K9F1G08U0D : Vcc=2.7V~3.6V unless otherwise noted)

Parameter	K9F1G08U0D
Input Pulse Levels	0V to Vcc
Input Rise and Fall Times	5ns
Input and Output Timing Levels	Vcc/2
Output Load	1 TTL GATE and CL=50pF

2.6 Capacitance(TA=25°C, VCC=3.3V, f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input/Output Capacitance	CI/O	VIL=0V	-	10	pF
Input Capacitance	CIN	VIN=0V	-	10	pF

NOTE:

Capacitance is periodically sampled and not 100% tested.

2.7 Mode Selection

CLE	ALE	CE	WE	RE	WP	Mode		
Н	L	L	F	Н	Х	Read Mode	Command Input	
L	Н	L	F	Н	X	- Iteau Mode	Address Input(4clock)	
Н	L	L	F	Н	Н	Write Mode	Command Input	
L	Н	L	F	Н	Н	- Wille Mode	Address Input(4clock)	
L	L	L		Н	Н	Data Input		
L	L	L	Н	+7	Х	Data Output		
X	Х	X	Х	Н	Х	During Read(I	Busy)	
Х	Х	X	Х	Х	Н	During Progra	m(Busy)	
Х	X	X	X	Х	Н	During Erase(Busy)		
X	X ⁽¹⁾	X	X	Х	L	Write Protect		
Х	Х	Н	Х	Х	0V/Vcc ⁽²⁾	Stand-by		

NOTE:



¹⁾ The device may include initial invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for appropriate management of invalid blocks.

²⁾ The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.

¹⁾ X can be VIL or VIH.

²⁾ WP should be biased to CMOS high or CMOS low for standby.

2.8 Program / Erase Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Program Time	tprog	-	250	750	μs
Number of Partial Program Cycles	Nop	-	-	4	cycles
Block Erase Time	tBERS	-	2	10	ms

NOTE:

2.9 AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE Setup Time	tcls ⁽¹⁾	12	-	ns
CLE Hold Time	tclh	5	-	ns
CE Setup Time	tcs ⁽¹⁾	20	-	ns
CE Hold Time	tсн	5	-	ns
WE Pulse Width	twp	12	-	ns
ALE Setup Time	tals(1)	12	-	ns
ALE Hold Time	talh	5	-	ns
Data Setup Time	tDS ⁽¹⁾	12	-	ns
Data Hold Time	tDH	5	-	ns
Write Cycle Time	twc	25	-	ns
WE High Hold Time	twH	10	-	ns
Address to Data Loading Time	t _{ADL} ⁽²⁾	100	-	ns



¹⁾ Typical value is measured at Vcc=3.3V, TA=25°C. Not 100% tested.

²⁾ Typical program time is defined as the time within which more than 50% of the whole pages are programmed at 3.3V Vcc and 25°C temperature.

¹⁾ The transition of the corresponding control pins must occur only once while WE is held low
2) tADL is the time from the WE rising edge of final address cycle to the WE rising edge of first data cycle

2.10 AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tr	-	40	μs
ALE to RE Delay	tar	10	-	ns
CLE to RE Delay	tclr	10	-	ns
Ready to RE Low	trr	20	-	ns
RE Pulse Width	trp	12	-	ns
WE High to Busy	twB	-	100	ns
Read Cycle Time	trc	25	-	ns
RE Access Time	trea	-	20	ns
CE Access Time	tCEA	-	25	ns
RE High to Output Hi-Z	trhz	-	100	ns
CE High to Output Hi-Z	tcHz	-	30	ns
CE High to ALE or CLE Don't Care	tcsd	0	-	ns
RE High to Output Hold	trhoh	15	-	ns
CE High to Output Hold	tсон	15	-	ns
RE High Hold Time	treh	10	-	ns
Output Hi-Z to RE Low	tır	0	-	ns
RE High to WE Low	trhw	100	-	ns
WE High to RE Low	twhr	60	-	ns
Device Resetting Time(Read/Program/Erase)	trst	-	5/10/500(1)	μs

NOTE:



¹⁾ If reset command(FFh) is written at Ready state, the device goes into Busy for maximum $5\mu s$.


3.0 NAND FLASH TECHNICAL NOTES

3.1 Initial Invalid Block(s)

Initial invalid blocks are defined as blocks that contain one or more initial invalid bits whose reliability is not guaranteed by Samsung. The information regarding the initial invalid block(s) is called the initial invalid block information. Devices with initial invalid block(s) have the same quality level as devices with all valid blocks and have the same AC and DC characteristics. An initial invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the initial invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is guaranteed to be a valid block up to 1K program/erase cycles with 1bit/528Byte ECC.

3.2 Identifying Initial Invalid Block(s)

All device locations are erased(FFh) except locations where the initial invalid block(s) information is written prior to shipping. The initial invalid block(s) status is defined by the 1st byte in the spare area. Samsung makes sure that either the 1st or 2nd page of every initial invalid block has non-FFh data at the column address of 2048. Since the initial invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the initial invalid block(s) based on the original initial invalid block information and create the initial invalid block table via the following suggested flow chart(Figure 3). Any intentional erasure of the original initial invalid block information is prohibited.



[Figure 3] Flow chart to create initial invalid block table



3.3 Error in Write or Read Operation


Within its life time, additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. In case of Read, ECC must be employed. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence
Write	Erase Failure	Status Read after Erase> Block Replacement
vviite	Program Failure	Status Read after Program> Block Replacement
Read	Single Bit Failure	Verify ECC -> ECC Correction

ECC

: Error Correcting Code --> Hamming Code etc. Example) 1bit correction & 2bit detection


Program Flow Chart



(*): If program operation results in an error, map out the block including the page in error and copy the target data to another block.




NAND Flash Technical Notes (Continued)



* : If erase operation results in an error, map out the failing block and replace it with another block.

Block Replacement



* Step1

When an error happens in the nth page of the Block 'A' during erase or program operation.

Step2

Copy the data in the 1st ~ (n-1)th page to the same location of another free block. (Block 'B')

* Step3
Then, copy the nth page data of the Block 'A' in the buffer memory to the nth page of the Block 'B'.


* Step4


Do not erase or program to Block 'A' by creating an 'invalid block' table or other appropriate scheme.



3.4 Addressing for Program Operation

Within a block, the pages must be programmed consecutively from the LSB(least significant bit) page of the block to the MSB(most significant bit) pages of the block. Random page address programming is prohibited. In this case, the definition of LSB page is the LSB among the pages to be programmed. Therefore, LSB doesn't need to be page 0.








4.0 SYSTEM INTERFACE USING CE DON'T-CARE.

For an easier system interface, $\overline{\text{CE}}$ may be inactive during the data-loading or serial access as shown below. The internal 2,112byte data registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the orde




[Figure 5] Read Operation with $\overline{\text{CE}}$ don't-care.

Address Information


Device	I/O	DATA	ADDRESS			
Device	I/Ox	Data In/Out	Col. Add1	Col. Add2	Row Add1	Row Add2
K9F1G08U0D	I/O 0 ~ I/O 7	~2112byte	A0~A7	A8~A11	A12~A19	A20~A27



4.1 Command Latch Cycle




4.2 Address Latch Cycle






4.3 Input Data Latch Cycle



* Serial Access Cycle after Read(CLE=L, WE=H, ALE=L)




NOTE:

Transition is measured at ±200mV from steady state voltage with load. This parameter is sampled and not 100% tested.

tRHOH starts to be valid when frequency is lower than 33MHz.




4.4 Status Read Cycle






4.5 Read Operation




4.6 Read Operation(Intercepted by $\overline{\text{CE}}$)






4.7 Random Data Output In a Page





4.8 Page Program Operation




datasheet

tADL is the time from the $\overline{\text{WE}}$ rising edge of final address cycle to the $\overline{\text{WE}}$ rising edge of first data cycle.




4.9 Page Program Operation with Random Data Input



NOTE: tADL iste time from the $\overline{\rm WE}$ rising edge of final address cycle to the $\overline{\rm WE}$ rising edge of first data cycle.




4.10 Copy-Back Program Operation with Random Data Input




SAMSUNG

4.11 Block Erase Operation



4.12 Read ID Operation



Device	Device Code (2nd Cycle)	3rd Cycle	4th Cycle	5th Cycle
K9F1G08U0D	F1h	00h	95h	40h



ID Definition Table

	Description
1 st Byte	Maker Code
2 nd Byte	Device Code
3 rd Byte	Internal Chip Number, Cell Type, Number of Simultaneously Programmed Pages, Etc
4 th Byte	Page Size, Block Size, Redundant Area Size, Organization, Serial Access Minimum
5 th Byte	Plane Number, Plane Size

3rd ID Data

	Description	1/07	1/06	1/05 1/04	I/O3 I/O2	I/O1 I/O0
Internal Chip Number	1 2 4 8					0 0 0 1 1 0 1 1
Cell Type	2 Level Cell 4 Level Cell 8 Level Cell 16 Level Cell				0 0 0 1 1 0 1 1	
Number of Simultaneously Programmed Pages	1 2 4 8			0 0 0 1 1 0 1 1		
Interleave Program Between multiple chips	Not Support Support		0 1			
Cache Program	Not Support Support	0				

4th ID Data

	Description	1/07	I/O6	1/05 1/04	I/O3	I/O2	I/O1 I/O0
Page Size (w/o redundant area)	1KB 2KB 4KB 8KB						0 0 0 1 1 0 1 1
Block Size (w/o redundant area)	64KB 128KB 256KB 512KB			0 0 0 1 1 0 1 1			
Redundant Area Size (byte/512byte)	8 16					0 1	
Organization	x8 x16		0 1				
Serial Access Minimum	50ns/30ns 25ns Reserved Reserved	0 1 0 1			0 0 1 1		



5th ID Data

	Description	1/07	1/06 1/05 1/04	1/03 1/02	I/O1	1/00
Plane Number	1 2 4 8			0 0 0 1 1 0 1 1		
Plane Size (w/o redundant Area)	64Mb 128Mb 256Mb 512Mb 1Gb 2Gb 4Gb 8Gb		0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1			
Reserved		0			0	0





5.0 DEVICE OPERATION

5.1 Page Read

Page read is initiated by writing 00h-30h to the command register along with four address cycles. After initial power up, 00h command is latched. Therefore only four address cycles and 30h command initiates that operation after initial power up. The 2,112 bytes of data within the selected page are transferred to the data registers in less than $40\mu s(tR)$. The system controller can detect the completion of this data transfer(tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 25ns cycle time by sequentially pulsing RE. The repetitive high to low transitions of the RE clock make the device output the data starting from the selected column address up to the last column address.

The device may output random data in a page instead of the consecutive sequential data by writing random data output command. The column address of next data, which is going to be out, may be changed to the address which follows random data output command. Random data output can be operated multiple times regardless of how many times it is done in a page.






[Figure 7] Random Data Output In a Page

5.2 Page Program


The device is programmed basically on a page basis, but it does allow multiple partial page programming of a word or consecutive bytes up to 2,112, in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 4 times for a single page. The addressing should be done in sequential order in a block. A page program cycle consists of a serial data loading period in which up to 2,112bytes of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.

The serial data loading period begins by inputting the Serial Data Input command(80h), followed by the four cycle address inputs and then serial data loading. The words other than those to be programmed do not need to be loaded. The device supports random data input in a page. The column address for the next data, which will be entered, may be changed to the address which follows random data input command(85h). Random data input may be operated multiple times regardless of how many times it is done in a page. The Page Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 8). The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.



[Figure 8] Program & Read Status Operation






[Figure 9] Random Data Input In a Page

5.3 Copy-Back Program

Copy-Back program with Read for Copy-Back is configured to quickly and efficiently rewrite data stored in one page. The benefit is especially obvious when a portion of a block is updated and the rest of the block also needs to be copied to the newly assigned free block. Copy-Back operation is a sequential execution of Read for Copy-Back and of copy-back program with the destination page address. A read operation with "35h" command and the address of the source page moves the whole 2,112-byte data into the internal data buffer. A bit error is checked by sequential reading the data output. In the case where there is no bit error, the data do not need to be reloaded. Therefore Copy-Back program operation is initiated by issuing Page-Copy DataInput command (85h) with destination page address. Actual programming operation begins after Program Confirm command (10h) is issued. Once the program process starts, the Read Status Register command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O 6) of the Status Register. When the Copy-Back Program is complete, the Write Status Bit(I/O 0) may be checked(Figure 10). The command register remains in Read Status command mode until another valid command is written to the command register.


During copy-back program, data modification is possible using random data input command (85h) as shown in Figure 11.



NOTE:

Copy-Back Program operation is allowed only within the same memory plane.

[Figure 10] Page Copy-Back Program Operation




[Figure 11] Page Copy-Back Program Operation with Random Data Input



5.4 Block Erase

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A18 to A27 is valid while A12 to A17 is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of WE after the erase confirm command input, the internal write controller handles erase and erase-verify. When the erase operation is completed, the Write Status Bit(I/O 0) may be checked. Figure 12 details the sequence.



[Figure 12] Block Erase Operation

5.5 Read Status

The device contains a Status Register which may be read to find out whether program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of \overline{CE} or \overline{RE} , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. \overline{RE} or \overline{CE} does not need to be toggled for updated status. Refer to Table 2 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command(00h) should be given before starting read cycles.

[Table 2] Status Register Definition for 70h Command

I/O	Page Program	Block Erase	Read		Definition
I/O 0	Pass/Fail	Pass/Fail	Not use	Pass : "0"	Fail : "1"
I/O 1	Not use	Not use	Not use	Don't -cared	
I/O 2	Not use	Not use	Not use	Don't -cared	
I/O 3	Not Use	Not Use	Not Use	Don't -cared	
I/O 4	Not Use	Not Use	Not Use	Don't -cared	
I/O 5	Not Use	Not Use	Not Use	Don't -cared	
I/O 6	Ready/Busy	Ready/Busy	Ready/Busy	Busy : "0"	Ready: "1"
I/O 7	Write Protect	Write Protect	Write Protect	Protected: "0"	Not Protected : "1" "1"otected

NOTE:


I/Os defined 'Not use' are recommended to be masked out when Read Status is being executed.



5.6 Read ID

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Five read cycles sequentially output the manufacturer code(ECh), and the device code and 3rd, 4th, 5th cycle ID respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 13 shows the operation sequence.


datasheet



Device	Device Code (2nd Cycle)	3rd Cycle	4th Cycle	5th Cycle
K9F1G08U0D	F1h	00h	95h	40h

5.7 Reset

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value C0h when \overline{WP} is high. If the device is already in reset state a new reset command will be accepted by the command register. The R/\overline{B} pin changes to low for tRST after the Reset command is written. Refer to Figure 14 below



[Figure 14] RESET Operation


[Table 3] Device Status

	After Power-up	After Reset
Operation mode Mode	00h Command is latched	Waiting for next command




5.8 Ready/busy

The device has a R/\overline{B} output that provides a hardware method of indicating the completion of a page program, erase and random read completion. The R/\overline{B} pin is normally high but transitions to low after program or erase command is written to the command register or random read is started after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more R/\overline{B} outputs to be Or-tied. Because pull-up resistor value is related to $tr(R/\overline{B})$ and current drain during busy(ibusy), an appropriate value can be obtained with the following reference chart(.Figure 15). Its value can be determined by the following guidance.



[Figure 15] Rp vs tr ,tf & Rp vs ibusy



Rp value guidance


$$Rp(min, 3.3V part) = \frac{Vcc(Max.) - VoL(Max.)}{IoL + \Sigma IL} = \frac{3.2V}{8mA + \Sigma IL}$$

where IL is the sum of the input currents of all devices tied to the R/\overline{B} pin. Rp(max) is determined by maximum permissible limit of tr



6.0 DEVICE OPERATION

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever Vcc is below about 2V(3.3V device). WP pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum 1ms is required before internal circuit gets ready for any command sequences as shown in Figure 16. The two step command sequence for program/erase provides additional software protection.



[Figure 16] AC Waveforms for Power Transition



7.0 BACKWARD COMPATIBILITY INFORMATION

The below table shows key parameters which are different with previous product, so that the host could use make or modify its firmware without misunderstanding of compatibility. But the below table don't have all the difference with previous product, but only key parameters' changing which can be defined to have an effect on developing NAND firmware or hardware.

	Previous Generation Product	Current Generation Device	
Part ID	K9F1G08U0C	K9F1G08U0D	
Features & Operations	1. tR: 25us / tPROG(200us typ, 700us Max) tERS(1.5ms Typ, 10ms Max) 2. tRC/tWC: 25ns 3. 2 Plane Program: support 4. 2Plane Copy-back Program: Support 5. 2Plane Erase: Support 6. EDO: Support	1. tR: 40us / tPROG(250us typ, 750us Max) tERS(2ms Typ, 10ms Max) 2. tRC/tWC: 25ns 3. 2 Plane Program: N/A 4. 2Plane Copy-back Program: N/A 5. 2Plane Erase: N/A 6. EDO: N/A	
AC & DC Parameters	1. ICC1 : 15mA(typ)/ 30mA(max) 2. ICC2 : 15mA(typ)/ 30mA(max) 3. ICC3 : 15mA(typ)/ 30mA(max)	1. ICC1 : 20mA(typ)/ 35mA(max) 2. ICC2 : 20mA(typ)/ 35mA(max) 3. ICC3 : 20mA(typ)/ 35mA(max)	
Technical Notes			

