

## 64Kx8 Bit High Speed CMOS Static RAM

### FEATURES

- Fast Access Time 55,70,85 ns (max.)
- Low Power Dissipation
  - Standby (CMOS): 550 $\mu$ W (max.) L Version
  - 110 $\mu$ W (max.) LL Version
  - Operating : 385mW(max.)
- Single 5V $\pm$ 10% Power Supply
- TTL compatible inputs and outputs
- Fully Static Operation
  - No clock or refresh required
- Three State Outputs
- Standard Pin Configuration
  - KM68512LG/LG-L : 32-pin SOP (525mil)
  - KM68512LT/LT-L : 32-pin TSOP (Standard)


### GENERAL DESCRIPTION

The KM68512L/L-L is a 524,288-bit high-speed Static Random Access Memory organized as 65,536 words by 8 bits.


The KM68512L/L-L uses eight common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced CMOS process and designed for high-speed system applications.

It is particularly well suited for use in high-density high-speed system and low power applications.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION (TOP VIEW)



Pin Name	Pin Function
A0-A15	Address Inputs
WE	Write Enable Input
CS1, CS2	Chip Select Input
OE	Output Enable Input
I/O1-I/O8	Data Inputs/Outputs
VCC	Power(+5V)
VSS	Ground
N.C.	No Connection

**ABSOLUTE MAXIMUM RATINGS \***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN,OUT</sub>	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	V <sub>CC</sub>	-0.5 to 7.0	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>stg</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	0 to 70	°C
Soldering Temperature and Time	T <sub>solder</sub>	260°C, 10sec (Lead only)	-

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS** (T<sub>A</sub>=0 to 70 °C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2	-	V <sub>CC</sub> +0.5	V
Input Low Voltage	V <sub>IL</sub>	-0.3 *	-	0.8	V

\* V<sub>IL</sub>(Min.)= -3.0V for ≤50 ns Pulse

**DC AND OPERATING CHARACTERISTICS**

(T<sub>A</sub>=0 to 70°C, V<sub>CC</sub>=5V ± 10%, unless otherwise specified)

Item	Symbol	Test Condition	Min.	* Typ	Max.	Unit	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA	
Output Leakage Current	I <sub>LO</sub>	$\overline{CS1}=V_{IH}$ or CS2=V <sub>IL</sub> or WE=V <sub>IL</sub> , V <sub>I/O</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA	
DC Operating Supply Current	I <sub>CC</sub>	$\overline{CS1}=V_{IL}$ , CS2= V <sub>IH</sub> V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub> , I <sub>I/O</sub> =0mA	-	7	15	mA	
Average Operating Current	I <sub>CC1</sub>	Cycle Time=1μs, 100% Duty, $\overline{CS1} \leq 0.2V$ , CS2≥V <sub>CC</sub> -0.2V, I <sub>I/O</sub> =0mA, V <sub>IL</sub> ≤0.2V, V <sub>IH</sub> ≥V <sub>CC</sub> -0.2V	-	-	10	mA	
	I <sub>CC2</sub>	Min Cycle, 100% Duty $\overline{CS1}=V_{IL}$ , CS2=V <sub>IH</sub> , I <sub>I/O</sub> =0mA	-	-	70	mA	
Standby Power Supply Current	I <sub>SB</sub>	$\overline{CS1}=V_{IH}$ or CS2=V <sub>IL</sub>	-	-	3	mA	
	I <sub>SB1</sub>	$\overline{CS1} \geq V_{CC}-0.2V$	L	-	2	100	μA
		CS2≥V <sub>CC</sub> -0.2V or CS2≤0.2V	L - L	-	1	20	μA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.1 mA	-	-	0.4	V	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1.0 mA	2.4	-	-	V	

\* Typ : V<sub>CC</sub>=5V, T<sub>A</sub>=25°C



**CAPACITANCE** \* (f=1MHz, TA=25 °C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	8	pF


\* Note: Capacitance is sampled and not 100% tested.

**TEST CONDITIONS**

(TA=0 to 70 °C, V<sub>CC</sub>=5V ±10%, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	C <sub>L</sub> * =100pF+1TTL

C<sub>L</sub> \* = 30pF for KM68512L-5/5L



\* Including Scope and Jig Capacitance

**READ CYCLE**

Parameter	Symbol	KM68512L-5 KM68512L-5 L		KM68512L-7 KM68512L-7 L		KM68512L-8 KM68512L-8 L		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t <sub>RC</sub>	55	-	70	-	80	-	ns
Address Access Time	t <sub>AA</sub>	-	55	-	70	-	80	ns
Chip Select to Output	t <sub>CO1</sub> , t <sub>CO2</sub>	-	55	-	70	-	80	ns
Output Enable to Valid Output	t <sub>OE</sub>	-	25	-	35	-	45	ns
Chip Enable to Low-Z Output	t <sub>LZ1</sub> , t <sub>LZ2</sub>	5	-	5	-	5	-	ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	10	-	10	-	10	-	ns
Chip Disable to High-Z Output	t <sub>HZ1</sub> , t <sub>HZ2</sub>	0	20	0	25	0	30	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	20	0	25	0	30	ns
Output Hold from Address Change	t <sub>OH</sub>	10	-	10	-	10	-	ns



2


**WRITE CYCLE**

Parameter	Symbol	KM68512L-5 KM68512L-5 L		KM68512L-7 KM68512L-7 L		KM68512L-8 KM68512L-8 L		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t <sub>wc</sub>	55	-	70	-	85	-	ns
Chip Select to End of Write	t <sub>cw</sub>	45	-	60	-	70	-	ns
Address Set-up Time	t <sub>as</sub>	0	-	0	-	0	-	ns
Address Valid to End of Write	t <sub>aw</sub>	45	-	60	-	70	-	ns
Write Pulse Width	t <sub>wp</sub>	40	-	50	-	55	-	ns
Write Recovery Time	t <sub>wr</sub>	0	-	0	-	0	-	ns
Write to Output High-Z	t <sub>whz</sub>	0	20	0	25	0	30	ns
Data to Write Time Overlap	t <sub>dw</sub>	25	-	30	-	35	-	ns
Data Hold from Write Time	t <sub>dh</sub>	0	-	0	-	0	-	ns
End Write to Output Low-Z	t <sub>ow</sub>	5	-	5	-	5	-	ns


**TIMING DIAGRAMS**

**TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)**

(CS1=OE=V<sub>IL</sub>, CS2=WE=V<sub>IH</sub>)




**TIMING WAVEFORM OF READ CYCLE(2) ( $\overline{WE}=V_{IH}$ )**



**NOTES (READ CYCLE)**

1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are referenced to the  $V_{OH}$  or  $V_{OL}$ .
2. At any given temperature and voltage condition tHZ(max) is less than tLZ(min) both for a given device and from device to device.
3.  $\overline{WE}$  is high for read cycle.


**TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{OE}$  Clock)**



2



**TIMING WAVEFORM OF WRITE CYCLE (2) ( $\overline{OE}$  Low Fixed)**



**NOTES (WRITE CYCLE)**

1. A write occurs during the overlap of a low  $\overline{CS1}$ , a high  $\overline{CS2}$  and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low,  $\overline{CS2}$  going high and  $\overline{WE}$  going low: A write ends at the earliest transition among  $\overline{CS1}$  going high,  $\overline{CS2}$  going low and  $\overline{WE}$  going high,  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or  $\overline{CS2}$  going high to the end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.
5. During this period, I/O pins are in the output state, therefore, the input signals of opposite phase to the outputs must not be applied.
6. If  $\overline{CS1}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain in high impedance state.
7. Dout is the same phase of the latest written data in this write cycle.
8. Dout is the read data of next address.

**FUNCTIONAL DESCRIPTION**

$\overline{CS1}$	$\overline{CS2}$	$\overline{WE}$	$\overline{OE}$	Mode	I/O Pin	Vcc Current
H	X	X	X	Power down	High-Z	$I_{SB}, I_{SB1}$
X	L	X	X	Power down	High-Z	$I_{SB}, I_{SB1}$
L	H	H	H	Output Disable	High-Z	$I_{CC}$
L	H	H	L	Read	DOUT	$I_{CC}$
L	H	L	X	Write	DIN	$I_{CC}$

Note : X means Don't Care.


**DATA RETENTION CHARACTERISTICS** (Ta= 0 to 70 °C)

PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
Vcc for Data Retention	Vdr	*CS1 ≥ Vcc-0.2V	2.0	-	5.5	V
Data Retention Current	Idr	Vcc=3.0V	L	1	50	μA
		CS1 ≥ VCC-0.2V	L-L	0.5	10	μA
Data Retention Set-up Time	tSDR	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	tRDR		5	-	-	ms

\* CS1 ≥ Vcc-0.2, CS2 ≥ VCC-0.2 (CS1 Controlled) or CS2 ≤ 0.2 (CS2 Controlled)

2

**DATA RETENTION WAVEFORM 1** (CS1 Controlled)



**DATA RETENTION WAVEFORM 2** (CS2 Controlled)

