Monolithic Linear IC

# LA6541

# LA0541

### 4-channel Bridge Driver for Compact Discs

# Overview

The LA6541 is a 4-channel bridge (BTL) driver with a 5 V power supply (uses an external PNP transistor) developed for compact discs.

# **Functions and Features**

- 4-channel bridge (BTL) power amplifier.
- I<sub>O</sub> max. = 700 mA.
- With mute circuit


(Affects all amplifier outputs, Amp 1 to Amp 8). (When the mute voltage is low, the outputs turn off; when the mute voltage is high, the outputs turn on).

- 5.0 V regulator built in (Uses external PNP transistor).
- Reset circuit built in (The reset output delay time can be adjusted through an external capacitor).

# **Package Dimensions**

unit : mm

#### 3227-HSOP24



# **Specifications**

#### Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		14	V
Maximum input voltage	V <sub>IN</sub> B		13	V
Mute pin voltage	V <sub>Mute</sub>		13	V
Allowable power dissipation	Pd max	When using standard board $114.3 \times 76.1 \times 1.5$ mm (material: glass epoxy)	2.3	W
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

#### **Operating Conditions at Ta = 25^{\circ}C**

Parameter	Symbol	Conditions	Ratings	Unit
Recommended operating voltage	V <sub>CC</sub>		5.6 to 13	V
Reset output source current	I <sub>ORH</sub>		0 to 200	μA
Reset output sink current	I <sub>ORL</sub>		0 to 2	mA

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

### Electrical Characteristics at Ta = 25°C, $V_{CC}$ = 8.0 V, $V_{REF}$ = 2.5 V

Parameter	Symbol	Conditions	min	typ	max	Unit		
No-load current drain	I <sub>CC</sub> 1	When all amplifier outputs are on (Mute high)		20	40	mA		
No-load current drain	I <sub>CC</sub> 2	When all amplifier outputs are off (Mute low)		15	35	mA		
Output offset voltage	V <sub>OF</sub> 1	Amplifier 1 to 2 ( $V_O$ 1 to $V_O$ 2), Amplifier 3 to 4 ( $V_O$ 3 to $V_O$ 4)	-50		+50	mV		
Oulput onset voltage	V <sub>OF</sub> 2	Amplifier 5 to 6 (V $_{O}$ 5 to V $_{O}$ 6), Amplifier 7 to 8 (V $_{O}$ 7 to V $_{O}$ 8)	-50		+50	mV		
Buffer amplifier input voltage	Van		1.5		Vec-15	v		
range	V <sub>BIN</sub>		1.5		V <sub>CC</sub> -1.5	v		
Input voltage range	VIN		1.0		V <sub>CC</sub> -1.5	V		
Output source voltage	V <sub>O</sub> 1	Note 1, when $R_L = 8.0 \Omega$	5.0	5.6		V		
Output sink voltage	V <sub>O</sub> 2	Note 2, when $R_L = 8.0 \Omega$		1.8	2.4	V		
Closed-circuit voltage gain	VG	Between bridge amplifiers		9		dB		
Slew rate	SR			0.15		V/µs		
Mute on voltage	V <sub>Mute</sub>	Note 3		1.2		V		
[Power Supply] (with 2SB632K co	onnected exte	rnally)						
Output voltage	V <sub>OUT</sub> 1	I <sub>O</sub> = 200 mA	4.75	5.0	5.25	V		
Line regulation	$\Delta V_{OLN} 1$	$5.6 \text{ V} \leq \text{V}_{\text{IN}} 1 \leq 12 \text{ V}$		20	100	mV		
Load regulation	$\Delta V_{OLD} 1$	$5 \text{ mA} \leq I_{O} \leq 200 \text{ mA}$		50	150	mV		
[Reset]								
High reset output voltage	V <sub>ORH</sub>	I <sub>ORH</sub> = 200 μA, Cd pin open	4.73	4.98	5.23	V		
Low reset output voltage	VORL	I <sub>SRL</sub> = 2 mA, Cd is shorted to GND		100	200	mV		
Reset threshold voltage	V <sub>RT</sub>	Note 4		4.3		V		
Reset hysteresis voltage	Vhys	Note 5	40	100	200	mV		
Reset output delay time	t <sub>d</sub>	Cd = 0.1 µF		10		ms		


Notes:

1. Source voltage to ground when an  $8 \Omega$  load is connected between bridge amplifier outputs.

2. Sink voltage to ground when an  $8 \Omega$  load is connected between bridge amplifier outputs.

3. When the mute signal is high, all amplifier outputs turn on, and when low, all amplifier outputs turn off. When the mute signal is low, amplifier output is undefined.

- 4. 5 V supply voltage when the reset output goes low.
- 5. Potential difference from the 5 V supply voltage when the reset output goes low and when it goes high.




#### **Truth Table**


		CH1		CH2		CH3		CH4	
Input	MUTE	V <sub>O</sub> 1 (Amp1)	V <sub>O</sub> 2 (Amp2)	V <sub>O</sub> 3 (Amp3)	V <sub>O</sub> 4 (Amp4)	V <sub>O</sub> 5 (Amp5)	V <sub>O</sub> 6 (Amp6)	V <sub>O</sub> 7 (Amp7)	V <sub>O</sub> 8 (Amp8)
н	Н	Н	L	L	Н	Н	L	L	Н
	L	_	_	_	_	_	_	_	—
1	Н	L	Н	Н	L	L	Н	Н	L
L	L	—	—	—	—	—	—	—	_

\* The "-" symbol means "amplifier output is OFF."

### **Block Diagram**



**Sample Application Circuit** 




Note: Use a delay capacitor (Cd) whose capacitance does not change much according to the temperature.

#### **Pin Functions**

Pin No.	Pin Name	Equivalent Circuit	Description
1	V <sub>CC</sub>		Power supply (shorted with pin 24)
2	Mute	Vcc         V	ON/OFF control for all BTL AMP outputs
3 4 9 10 15 16 21 22	V <sub>IN</sub> 1 VG1 VG2 V <sub>IN</sub> 2 V <sub>IN</sub> 3 VG3 VG4 V <sub>IN</sub> 4	$\begin{array}{c} & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & &$	BTL AMP 1 input BTL AMP 1 input (for gain control) BTL AMP 2 input (for gain control) BTL AMP 2 input BTL AMP 3 input BTL AMP 3 input (for gain control) BTL AMP 4 input (for gain control) BTL AMP 4 input
5 6 7 8 17 18 19 20	V <sub>0</sub> 1 V <sub>0</sub> 2 V <sub>0</sub> 3 V <sub>0</sub> 4 V <sub>0</sub> 5 V <sub>0</sub> 6 V <sub>0</sub> 7 V <sub>0</sub> 8	5.6 7.8 17.18 19.20 VO VO GND	<ul> <li>BTL AMP 1 output (non-inverting side)</li> <li>BTL AMP 1 output (inverting side)</li> <li>BTL AMP 2 output (inverting side)</li> <li>BTL AMP 2 output (non-inverting side)</li> <li>BTL AMP 3 output (non-inverting side)</li> <li>BTL AMP 3 output (inverting side)</li> <li>BTL AMP 4 output (inverting side)</li> <li>BTL AMP 4 output (non-inverting side)</li> </ul>
11	REG <sub>OUT</sub>		Connection for collector of external transistor (PNP); 5 V supply output
12	REG <sub>IN</sub>		Connection for base of external transistor (PNP)
13	RES		Reset output
14	Cd		Reset output delay time setting (with capacitor)
23	V <sub>REF</sub>		Reference voltage input for level shift circuit
24	V <sub>CC</sub>		Power supply (shorted with pin 1)

Note: GND (minimum electrical potential) should be connected to the center frame of the pin.

#### **Reset Operation**



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 1998. Specifications and information herein are subject to change without notice.