

FEATURES

- 65,536 × 4 bit organization
- Access times: 100/120/150 ns (MAX.)
- Cycle times: 200/220/260 ns (MIN.)
- Page mode, Read-Modify-Write operation
- Power supply: +5 V ± 10%
- Power consumption (MAX.):
 - Operating: 523/457/413 mW (MAX.)
 - Standby: 27.5 mW
- TTL compatible I/O
- Built-in gated CAS function
- Early-write or OE control allows bus management of the data-out buffer
- RAS only refresh, Hidden refresh, CAS before RAS refresh capability
- 256 refresh cycle (refreshing time 4 ms)
- Built-in high output substrate bias generator circuit
- Package:
 - 18-pin, 300-mil DIP

DESCRIPTION

The LH2464 is a 65,536 × 4 bit dynamic RAM fabricated using N-channel 2-layer polysilicon gate process technology. With multiplexed address inputs and a standard 18-pin DIP package, it is easy to comprise memory systems with high speed, low power consumption and large memory capacity. The LH2464 operates on a single +5 V power supply. The built-in high output substrate bias generator circuit eliminates sensitivity to undershoot on the input signals.



PIN CONNECTIONS

Figure 1. Pin Connections for DIP Package



2464-2

Figure 2. LH2464 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₇	Address input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable

SIGNAL	PIN NAME
OE	Output enable
I/O ₁ - I/O ₄	Data input/output
V _{CC}	Power supply (+5 V)
V _{SS}	Power supply (0 V)

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _T	-1.0 to +7.0	V	1
Output short-circuit current	I _O	50	mA	
Power consumption	P _D	1.0	W	
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-55 to +150	°C	

NOTE:

1. Referenced to V_{SS}

RECOMMENDED OPERATING CONDITIONS ($T_A = 0$ to $+70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V _{CC}	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Input voltage	V _{IH}	2.4		6.5	V	1
	V _{IL}	-1.0		0.8		

NOTE:

1. Referenced to V_{SS}

CAPACITANCE ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_A = 0$ to 70°C , $f = 1\text{MHz}$)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	A ₀ - A ₇	C _{IN1}		5	pF
	OE, WE	C _{IN2}		7	
	RAS, CAS	C _{IN2}		10	
Input/Output capacitance	I/O ₁ - I/O ₄	C _{IO}		8	pF

DC CHARACTERISTICS ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_A = 0$ to $+70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
* Average supply current in normal operation	LH2464-10	I _{CC1}	—	95	mA
	LH2464-12		—	83	
	LH2464-15		—	75	
* Average supply current in the standby mode	I _{CC2}	—	5.0	mA	1
Average supply current in RAS only refresh time	LH2464-10	I _{CC3}	—	85	mA
	LH2464-12		—	63	
	LH2464-15		—	65	
Average supply current in page mode	LH2464-10	I _{CC4}	—	70	mA
	LH2464-12		—	60	
	LH2464-15		—	50	
CAS before RAS average supply current in refresh cycle	LH2464-10	I _{CC5}	—	85	mA
	LH2464-12		—	70	
	LH2464-15		—	65	
Input leakage current	0 V ≤ V _{IN} ≤ 6.5 V 0 V on all other pins	I _{L1}	-10	10	μA
Output leakage current	0 V ≤ V _{OUT} ≤ 6.5 V Output in high-impedance state	I _{LO}	-10	10	μA
Output "High" voltage	I _{OUT} = -2 mA	V _{OH}	2.4	—	V
Output "Low" voltage	I _{OUT} = 4.2 mA	V _{OL}	—	0.4	V

NOTES:

- The output pins are in high-impedance state.
- I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC5} depend on the cycle time.

AC CHARACTERISTICS 1, 2, 3 (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	LH2464-10		LH2464-12		LH2464-15		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Random read/write cycle time	t _{RC}	200	—	220	—	260	—	ns	
Read write cycle time	t _{RWC}	280	—	305	—	360	—	ns	
Page mode cycle time	t _{PC}	100	—	120	—	145	—	ns	
Access time from RAS	t _{RAAC}	—	100	—	120	—	150	ns	4, 6
Access time from CAS	t _{RCAC}	—	50	—	60	—	75	ns	5, 6
Output turn off delay time	t _{OFF}	0	30	0	30	0	40	ns	
Rise and fall time	t _T	3	35	3	35	3	35	ns	3
RAS precharge time	t _{RP}	90	—	90	—	100	—	ns	
RAS pulse width	t _{TRAS}	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	t _{TRSH}	50	—	60	—	75	—	ns	
Refresh counter test cycle time	t _{RTC}	385	—	445	—	520	—	ns	12
Refresh counter test RAS pulse width	t _{TRTAS}	285	—	335	—	410	—	ns	12
CAS precharge time	t _{CP}	40	—	50	—	60	—	ns	
CAS pulse width	t _{CCS}	50	10,000	60	10,000	75	10,000	ns	
CAS hold time	t _{CSH}	100	—	120	—	150	—	ns	
CAS hold time (CAS before RAS)	t _{FCM}	100	—	120	—	150	—	ns	
CAS setup time (CAS before RAS)	t _{FCS}	10	—	10	—	30	—	ns	
RAS/CAS delay time	t _{RCDS}	20	50	25	60	30	75	ns	7, 8
CAS/RAS precharge time	t _{CRP}	10	—	10	—	30	—	ns	
Row address setup time	t _{LSR}	0	—	0	—	0	—	ns	
Row address hold time	t _{RAH}	10	—	15	—	20	—	ns	
Column address setup time	t _{LSC}	0	—	0	—	0	—	ns	
Column address hold time	t _{CAH}	20	—	20	—	45	—	ns	
Column address hold time from RAS	t _{tar}	75	—	80	—	120	—	ns	
Read command setup time	t _{RCSS}	0	—	0	—	0	—	ns	
Read command hold time	t _{RCCH}	0	—	0	—	0	—	ns	10
Read command hold time from RAS	t _{TRRH}	10	—	10	—	20	—	ns	10
Write command setup time	t _{WCSS}	0	—	0	—	0	—	ns	9
Write command hold time	t _{WCCH}	35	—	40	—	45	—	ns	
Write command hold time from RAS	t _{TRCR}	85	—	100	—	120	—	ns	
Write command pulse width	t _{WP}	35	—	40	—	45	—	ns	
Write command RAS lead time	t _{WRWL}	35	—	40	—	45	—	ns	
Write command CAS lead time	t _{WCWL}	35	—	40	—	45	—	ns	
RAS write command delay time	t _{RWD}	140	—	160	—	200	—	ns	
CAS write command delay time	t _{CWD}	90	—	100	—	125	—	ns	
Data input setup time	t _{DS}	0	—	0	—	0	—	ns	
Data input hold time from CAS	t _{DHC}	35	—	40	—	45	—	ns	
Data input hold time from RAS	t _{DHR}	85	—	100	—	120	—	ns	
Refresh interval	t _{REF}	—	4	—	4	—	4	ns	
RAS precharge CAS hold time	t _{RPC}	0	—	0	—	0	—	ns	
OE command hold time	t _{OEH}	25	—	25	—	40	—	ns	11
OE access time	t _{OEA}	—	25	—	30	—	40	ns	
OE to data delay	t _{OED}	30	—	30	—	40	—	ns	
Output buffer turn-off delay time from OE	t _{OEZ}	0	30	0	30	0	40	ns	
Data input hold time from WE	t _{HW}	35	—	40	—	45	—	ns	

NOTES:

- For proper operation, at least 500 µs of pause time after power-on followed by several initialization cycles (usually 8 ordinary refresh cycles) should be given.
- AC characteristic assume t_r = 5 ns. (t_r refers to the transition time between V_{IH} and V_{IL}.)
- Timing measurements are referenced to V_{IH} (MIN.) and V_{IL} (MAX.).
- Only when t_{RCDS} ≤ t_{RCOD} (MAX.). If t_{RCDS} > t_{RCOD} (MAX.), t_{RCAC} will increase by (t_{RCDS} - t_{RCOD} (MAX.)).
- When t_{RCDS} ≥ t_{RCOD} (MAX.).
- Load condition for 2TTL + 100 pF.
- t_{RCOD} (MAX.) is the max. point fo. t_{RCOD} where t_{RCAC} (MAX.) is ensured, and doesn't represent a limit of operation. If t_{RCDS} (MAX.) ≤ t_{RCOD}, the access time will come under the control of t_{CAAC}.
- t_{RCOD} (MIN.) = t_{RAH} (MIN.) + 2t_r + t_{ASC} (MIN.).
- When twcs ≥ twcs (MIN.), it comes into early write cycle.
- The operation is ensured when either t_{RCCH} or t_{TRRH} is satisfied.
- Only when twcs < twcs (MIN.), it must be satisfied.
- Only when in CAS-before-RAS refresh counter test cycle.




Figure 3. Read Cycle




Figure 4. Write Cycle (Early Write)



Figure 5. Write Cycle (\overline{OE} Controlled Write)

Figure 6. Read-Write/Read-Modify-Write Cycle




Figure 7. Page Mode Read Cycle






Figure 8. Page Mode Write Cycle

Figure 9. \overline{RAS} Only Refresh Cycle

2464-9

Figure 10. \overline{CAS} Before \overline{RAS} Refresh Cycle

2464-10




Figure 11. Hidden Refresh Cycle




Figure 12. CAS Before RAS Refresh Counter Test Cycle

CAS-before-RAS Refresh Counter Test Cycle

The **CAS-before-RAS** refresh counter test cycle is used to verify the operation of the internal refresh counter. The verification can be done by following the steps as described below.

1. Write "0" into 256 row addresses on a particular column address, which are selected by the internal refresh counter, by the write operation of the **CAS-before-RAS** refresh counter test cycle mode with any given column address.

2. Read and verify "0" of the 256 row addresses on the same column in regular read mode by externally supplying address signals.

Then, write "1" into the above 256 row addresses in regular write mode.

3. Read and verify "1" of the 256 row addresses in the **CAS-before-RAS** refresh counter test cycle mode.

Refer to timing chart (12) of the **CAS-before-RAS** refresh counter test cycle.

ORDERING INFORMATION

<u>LH2464</u> Device Type	<u>X</u> Package	<u>- ##</u> Speed	Access Time (ns)
Blank			18-pin, 300-mil DIP (DIP18-P-300)
NMOS 64K x 4 Dynamic RAM			

Example: LH2464-10 (NMOS 256K (64K x 4) Dynamic RAM, 100 ns, 18-pin, 300-mil DIP)

2464-13