

# M50253P/M50255P

MITSUBISHI ELEK (LINEAR) 62E D

12-BIT/16-BIT SERIAL PARALLEL CONVERTER

## DESCRIPTION

M50253P/M50255P is a semiconductor integrated circuit designed for serial parallel converter with N-ch opendrain output. ( $V_o$  12V max.)

M50253P and M50255P serves as serial parallel converter of 12-bit and 16-bit, respectively.

## FEATURES

- Single 5V supply voltage
- High voltage breakdown output (12V)
- Controllable by only 2 pin: CLK, DATA

## APPLICATION

Extension of I/O ports for microcomputer


## RECOMMENDED OPERATING CONDITION

Supply voltage range ..... 4.5~5.5V


"H" input voltage .....  $0.7 \times V_{DD} \sim V_{DD}$

"L" input voltage .....  $0 \sim 0.3 \times V_{DD}$

## PIN CONFIGURATION (TOP VIEW)




Outline 16P4




Outline 20P4


## BLOCK DIAGRAM (M50253P)



12-BIT/16-BIT SERIAL PARALLEL CONVERTER



**TIMING DIAGRAM**



When CLK rises, the DATA is read.  
 When CLK falls and the DATA is "H," the contents of the shift register are transferred to the latch circuit.

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Ratings	Unit
V <sub>DD</sub> -V <sub>SS</sub>	Supply voltage	-0.3~7	V
V <sub>I</sub>	Input voltage	V <sub>SS</sub> -0.3 ≤ V <sub>I</sub> ≤ V <sub>DD</sub> +0.3	V
V <sub>O</sub>	Output voltage	V <sub>SS</sub> ≤ V <sub>O</sub> ≤ 13	V
I <sub>O</sub>	Output current	20	mA
P <sub>d</sub>	Power dissipation	350	mW
T <sub>opr</sub>	Operating temperature	-20~70	°C
T <sub>stg</sub>	Storage temperature	-40~125	°C


12-BIT/16-BIT SERIAL PARALLEL CONVERTER

ELECTRICAL CHARACTERISTICS (Ta=25°C, VDD = 5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
I <sub>DD</sub>	Supply current	Input pin : V <sub>SS</sub> or V <sub>DD</sub> level Output pin : open			5	μA
I <sub>DD</sub>	Supply current	f <sub>CLK</sub> = 500kHz, DATA : V <sub>SS</sub> or V <sub>DD</sub> Output pin : open			5	mA
V <sub>OL</sub>	"L" output voltage	I <sub>OL</sub> = 20mA			2	V
I <sub>OZH</sub>	Off-state "H" output current	V <sub>O</sub> = 12V			12	μA
I <sub>OZL</sub>	Off-state "L" output current	V <sub>O</sub> = 0V			-5	μA

Note : The sum of power dissipation should remain below 350 mW, the absolute maximum rating.

TIMING DIAGRAM



Note: Broken line shows DATA "High" before latch pulse.

TIMING REQUIREMENT

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
t <sub>w</sub> (CLK)	CLK pulse width		500			ns
t <sub>SU</sub> (SFT)	Data shift setup time		200			ns
t <sub>H</sub> (SFT)	Data shift hold time		200			ns
t <sub>SU</sub> (LAT)	Data latch setup time		50			ns
t <sub>H</sub> (LAT)	Data latch hold time		250			ns
t <sub>LSU</sub> (LAT)	Data latch low setup time		200			ns
t <sub>LH</sub> (LAT)	Data latch low hold time		250			ns