



# 21256

## 256K (262,144 x 1) DYNAMIC RAM WITH FAST PAGE MODE

Symbol	Parameter	21256-08	Units
$t_{RAC}$	Access Time from $\overline{RAS}$	80	ns
$t_{CAC}$	Access Time from $\overline{CAS}$	20	ns
$t_{RC}$	Read Cycle Time	150	ns

- Page Mode Capability
- $\overline{CAS}$ -before- $\overline{RAS}$  Refresh Capability
- $\overline{RAS}$ -Only and Hidden Refresh Capability
- TTL Compatible Inputs and Output
- Common I/O Using Early Write
- Single +5V  $\pm$  10% Power Supply
- 256 Cycle/4 ms Refresh
- JEDEC Standard Pinout in PDIP (P)

Intel's 21256 is a fully decoded dynamic random access memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as computer memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The 21256 features page mode which allows high speed random access of memory cells within the same row.  $\overline{CAS}$ -before- $\overline{RAS}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{RAS}$ -only refresh. Multiplexed row and column address inputs permit the 21256 to be housed in a JEDEC standard 16-pin DIP.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.





Figure 1. Functional Block Diagram

240021-1



**Pin Names**

A <sub>0</sub> -A <sub>8</sub>	Address Input
D	Data In
Q	Data Out
$\overline{W}$	Read/Write Input
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin  
 Relative to  $V_{SS}$  .....  $V_{OUT} - 1.0V$  to  $+7.0V$   
 Voltage on  $V_{CC}$  Supply  
 Relative to  $V_{SS}$  .....  $-1.0V$  to  $+7.0V$   
 Storage Temperature .....  $-55^{\circ}C$  to  $+125^{\circ}C$   
 Power Dissipation .....  $1.0W$   
 Short Circuit Output Current .....  $50\text{ mA}$

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** Voltages referenced to  $V_{SS}$ ,  $T_A = 0$  to  $70^{\circ}C$

Symbol	Parameter	Min	Typ	Max	Units
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
$V_{SS}$	Ground	0	0	0	V
$V_{IH}$	Input High Voltage	2.4		$V_{CC} + 1$	V
$V_{IL}$	Input Low Voltage	-1		0.8	V

**DC AND OPERATING CHARACTERISTICS**

Recommended operating conditions unless otherwise noted.

Symbol	Parameter	Min	Max	Units	Test Condition
$I_{CC1}$	Operating Current*	21256-08	60	mA	( $\overline{RAS}$ and $\overline{CAS}$ cycling @ $t_{RC} = \text{min.}$ )
$I_{CC2}$	Standby Current	21256-08	2.0	mA	( $\overline{RAS} = \overline{CAS} = V_{IH}$ )
$I_{CC3}$	$\overline{RAS}$ -Only Refresh Current*	21256-08	60	mA	( $\overline{CAS} = V_{IH}$ , $\overline{RAS}$ cycling @ $t_{RC} = \text{min.}$ )
$I_{CC4}$	Page Mode Current*	21256-08	40	mA	( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycling; $t_{PC} = \text{min.}$ )
$I_{CC5}$	$\overline{CAS}$ -before- $\overline{RAS}$ Refresh Current*	21256-08	55	mA	( $\overline{RAS}$ cycling @ $t_{RC} = \text{min.}$ )
$I_{CC6}$	Standby Current		1.0	mA	( $\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$ )
$I_{IL}$	Input Leakage Current		-10 10	$\mu A$	(Any input $0 \leq V_{IN} \leq 5.5V$ , $V_{CC} = 5.5V$ , $V_{SS} = 0V$ , All other pins not under test = 0.)
$I_{OL}$	Output Leakage Current		-10 10	$\mu A$	(Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$ , $V_{CC} = 5.5V$ , $V_{SS} = 0V$ )

**\*NOTE:**

$I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC5}$  are dependent on output loading and cycle rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as average current.

7

**DC AND OPERATING CHARACTERISTICS**

Recommended operating conditions unless otherwise noted. (Continued)

Symbol	Parameter	Min	Max	Units	Test Condition
V <sub>OH</sub>	Output High Voltage Level	2.4		V	(I <sub>OH</sub> = 5 mA)
V <sub>OL</sub>	Output Low Voltage Level		0.4	V	(I <sub>OL</sub> = 4.2 mA)

**CAPACITANCE** T<sub>A</sub> = 25°C

Symbol	Parameter	Min	Max	Units
C <sub>IN1</sub>	Input Capacitance (A <sub>0</sub> -A <sub>8</sub> , D)		5	pF
C <sub>IN2</sub>	Input Capacitance (R <sub>AS</sub> , C <sub>AS</sub> , W)		8	pF
C <sub>OUT</sub>	Output Capacitance (Q)		7	pF

**AC CHARACTERISTICS** (0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CC</sub> = 5.0V ± 10%. See Notes 1, 2)

Symbol	Parameter	21256-08		Units	Notes
		Min	Max		
t <sub>RC</sub>	Random Read or Write Cycle Time	150		ns	
t <sub>RWC</sub>	Read-Modify-Write Cycle Time	175		ns	
t <sub>RAC</sub>	Access Time from R <sub>AS</sub>		80	ns	3,4,11
t <sub>CAC</sub>	Access Time from C <sub>AS</sub>		30	ns	3,4,5
t <sub>AA</sub>	Column Address Access Time		40	ns	3,10
t <sub>CLZ</sub>	C <sub>AS</sub> to Output in Low-Z	5		ns	3
t <sub>OFF</sub>	Output Buffer Turn-Off Delay	0	25	ns	7
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	ns	2
t <sub>RP</sub>	R <sub>AS</sub> Precharge Time	75		ns	
t <sub>RAS</sub>	R <sub>AS</sub> Pulse Width	80	10,000	ns	
t <sub>RSH</sub>	R <sub>AS</sub> Hold Time	30		ns	
t <sub>CPN</sub>	C <sub>AS</sub> Precharge Time (All Cycles except Page Mode)	15		ns	
t <sub>CAS</sub>	C <sub>AS</sub> Pulse Width	30	10,000	ns	
t <sub>CSH</sub>	C <sub>AS</sub> Hold Time	80		ns	
t <sub>RCD</sub>	R <sub>AS</sub> to C <sub>AS</sub> Delay Time	25	60	ns	4
t <sub>RAD</sub>	R <sub>AS</sub> to Column Address Delay Time	20	40	ns	11
t <sub>CRP</sub>	C <sub>AS</sub> to R <sub>AS</sub> Precharge Time (R <sub>AS</sub> Only Refresh)	15		ns	
t <sub>ASR</sub>	Row Address Setup Time	0		ns	

**AC CHARACTERISTICS** ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ . See Notes 1, 2) (Continued)


Symbol	Parameter	21256-08		Units	Notes
		Min	Max		
$t_{RAH}$	Row Address Hold Time	15		ns	
$t_{ASC}$	Column Address Setup Time	0		ns	
$t_{CAH}$	Column Address Hold Time	20		ns	
$t_{AR}$	Column Address Hold Time Referenced to $\overline{RAS}$	65		ns	6
$t_{RAL}$	Column Address to $\overline{RAS}$ Lead Time	40		ns	
$t_{RCS}$	Read Command Setup Time	0		ns	
$t_{RCH}$	Read Command Hold Time Referenced to $\overline{CAS}$	5		ns	9
$t_{RRH}$	Read Command Hold Time Referenced to $\overline{RAS}$	5		ns	9
$t_{WCS}$	Write Command Setup Time	0		ns	8
$t_{WCH}$	Write Command Hold Time	15		ns	
$t_{WP}$	Write Command Pulse Width	15		ns	
$t_{RWL}$	Write Command to $\overline{RAS}$ Lead Time	30		ns	
$t_{CWL}$	Write Command to $\overline{CAS}$ Lead Time	30		ns	
$t_{DS}$	Data-In Setup Time	0		ns	10
$t_{DH}$	Data-In Hold Time	15		ns	10
$t_{CWD}$	$\overline{CAS}$ to Write Enable Delay	25		ns	8
$t_{RWD}$	$\overline{RAS}$ to Write Enable Delay	80		ns	8
$t_{AWD}$	Column Address to $\overline{W}$ Delay Time	40		ns	8
$t_{WCR}$	Write Command Hold Time Referenced to $\overline{RAS}$	60		ns	6
$t_{DHR}$	Data-In Hold Time Referenced to $\overline{RAS}$	60		ns	6
$t_{REF}$	Refresh Period (256 Cycles)		4	ms	
<b><math>\overline{CAS}</math>-BEFORE-<math>\overline{RAS}</math> REFRESH</b>					
$t_{CSR}$	$\overline{CAS}$ Setup Time ( $\overline{CAS}$ -before- $\overline{RAS}$ Refresh)	10		ns	
$t_{CHR}$	$\overline{CAS}$ Hold Time ( $\overline{CAS}$ -before- $\overline{RAS}$ Refresh)	25		ns	
$t_{CPT}$	Refresh Counter Test $\overline{CAS}$ Precharge Time	50		ns	
$t_{RPC}$	$\overline{RAS}$ Precharge to $\overline{CAS}$ Active Time	10		ns	
<b>PAGE MODE</b>					
$t_{PC}$	Page Mode Cycle Time	55		ns	
$t_{CP}$	$\overline{CAS}$ Precharge Time (Page Mode Only)	15		ns	

7




**TIMING DIAGRAMS** (Continued)

**WRITE CYCLE (EARLY WRITE)**



**READ-WRITE/READ-MODIFY-WRITE CYCLE**



Don't Care


240021-6






TIMING DIAGRAMS (Continued)

PAGE MODE READ-WRITE CYCLE




**TIMING DIAGRAMS (Continued)**

**RAS-ONLY REFRESH CYCLE**



**HIDDEN REFRESH CYCLE**




Don't Care

240021-6

**TIMING DIAGRAMS** (Continued)

**CAS-BEFORE-RAS REFRESH CYCLE**




**NOTE:**  
Address,  $\overline{W}$ , D = Don't Care

 Don't Care

240021-6

**TIMING DIAGRAMS** (Continued)

**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**



240021-18



240021-6

## DEVICE OPERATION

The 21256 contains 262,144 memory locations. Eighteen address bits are required to address a particular memory location. Since the 21256 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe ( $\overline{\text{CAS}}$ ) and the valid address inputs.

Operation of the 21256 begins by strobing in a valid row address with RAS while  $\overline{\text{CAS}}$  remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{\text{CAS}}$ . This is the beginning of any 21256 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time ( $t_{\text{RP}}$ ) requirement.

### RAS and $\overline{\text{CAS}}$ Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths are specified by  $t_{\text{RAS}}(\text{min})$  and  $t_{\text{CAS}}(\text{min})$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and  $\overline{\text{CAS}}$  pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time,  $t_{\text{RP}}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the 21256 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{\text{W}}$ ) high during a  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycle. The output of the 21256 remains in the Hi-Z state until valid data appears at the output. If  $\overline{\text{CAS}}$  goes low before  $t_{\text{RCD}}(\text{max})$ , the access time to valid data is specified by  $t_{\text{RAC}}$ . If  $\overline{\text{CAS}}$  goes low after  $t_{\text{RCD}}(\text{max})$ , the access time is measured from  $\overline{\text{CAS}}$  and is specified by  $t_{\text{CAC}}$ . In order to achieve the minimum access time,  $t_{\text{RAC}}(\text{min})$ , it is necessary to bring  $\overline{\text{CAS}}$  low before  $t_{\text{RCD}}(\text{max})$ .

## Write

The 21256 can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{\text{W}}$  and  $\overline{\text{CAS}}$ . In any type of write cycle, data-in must be valid at or before the falling edge of  $\overline{\text{W}}$  or  $\overline{\text{CAS}}$ , whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\overline{\text{W}}$  low before  $\overline{\text{CAS}}$ . The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

**Read-Modify-Write:** In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{\text{W}}$  low after  $\overline{\text{CAS}}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

**Late Write:** If  $\overline{\text{W}}$  is brought low after  $\overline{\text{CAS}}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{\text{RWD}}$  and  $t_{\text{CWD}}$ , are not necessarily met. The state of data-out is indeterminate since the output could be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

## Data Output

The 21256 has a tri-state output buffer which is controlled by  $\overline{\text{CAS}}$  (and  $\overline{\text{W}}$  for early write). Whenever  $\overline{\text{CAS}}$  is high ( $V_{\text{IH}}$ ) the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output first remains in the Hi-Z state until the data is valid and then the valid data appears at the output. The valid data remains at the output until  $\overline{\text{CAS}}$  returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the 21256 operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Page Mode Read, Page Mode Read-Modify-Write.

**HI-Z Output State:** Early Write,  $\overline{\text{RAS}}$ -only Refresh, Page Mode Write,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh,  $\overline{\text{CAS}}$ -only cycle.

**Indeterminate Output State:** Delayed Write

## Refresh

The data in the 21256 is stored on a tiny capacitor within each memory cell. Due to leakage, the data will leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 4 ms. There are several ways to accomplish this.

**$\overline{\text{RAS}}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high.

**$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh:** The 21256 has  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  on-chip refreshing capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified setup time ( $t_{\text{CSN}}$ ) before  $\overline{\text{RAS}}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs and the on-chip refresh address counter is internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{\text{CAS}}$  active time and cycling  $\overline{\text{RAS}}$ . The 21256 hidden refresh cycle is actually a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required in hidden refresh cycles by DRAMs that do not have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability.

**Other Refresh Methods:** It is also possible to refresh the 21256 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is the preferred method.

## Page Mode

The 21256 has page mode capability. Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In page mode, it is possible to perform read, write or

read-modify-cycles. As long as the applicable timing requirements are observed, it is possible to mix these cycles in any order. A page mode cycle begins with a normal cycle. While  $\overline{\text{RAS}}$  is kept low to maintain the row address,  $\overline{\text{CAS}}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

## $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  counter test cycle provides a convenient method of verifying the functionality of the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh activated circuitry.

After the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation, if  $\overline{\text{CAS}}$  goes high and then low again while  $\overline{\text{RAS}}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

**Row Address**—Bits A0 through A7 are supplied by the on-chip refresh counter. The A8 bit is set high internally.

**Column Address**—Bits A0 through A8 are strobed in by the falling edge of  $\overline{\text{CAS}}$  as in a normal memory cycle.

## Suggested $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test Procedure

The  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8 cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 256 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 256 times so that highs are written into the 256 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

## Power-Up

If  $\overline{\text{RAS}} = V_{\text{SS}}$  during power-up, the 21256 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $V_{\text{CC}}$  during power-up or be held at a valid  $V_{\text{IH}}$  in order to minimize the power-up current.

An initial pause of 100  $\mu\text{s}$  is required after power-up followed by 8 initialization cycles before proper device operation is assured. 8 initialization cycles are also required after any 4 ms period in which there are no  $\overline{\text{RAS}}$  cycles. An initialization cycle is any cycle in which  $\overline{\text{RAS}}$  is cycled.

## Termination

The lines from the TTL driver circuits to the 21256 inputs act like unterminated transmission lines resulting in significant positive and negative overshoots at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the 21256 input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 $\Omega$  to 40 $\Omega$ .

## Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and

ground lines act like transmission lines to the high frequency transients generated by DRAMs. The impedance is minimized if all the power supply traces to all DRAMs run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMs these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMs.

## Decoupling


The importance of proper decoupling cannot be over emphasized. Excessive transient noise or voltage droop on the  $V_{\text{CC}}$  line can cause loss of data integrity (soft errors). The total combined voltage changes over time in the  $V_{\text{CC}}$  to  $V_{\text{SS}}$  voltage (measured at the device pins) should not exceed 500 mV.

A high frequency 0.3  $\mu\text{F}$  ceramic decoupling capacitor should be connected between the  $V_{\text{CC}}$  and ground pins of each 21256 using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the 21256 and they supply much of the current used by the 21256 during cycling.

In addition, a large tantalum capacitor with a value of 47  $\mu\text{F}$  to 100  $\mu\text{F}$  should be used for bulk decoupling to recharge the 0.3  $\mu\text{F}$  capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor throughout the memory array.

**PACKAGE DIMENSIONS**

**16-LEAD PLASTIC DUAL-IN-LINE PACKAGE (P)**



240021-15

Item	Millimeters	Inches
A	19.43 ± 0.05	0.765 ± 0.002
B	6.86 ± 0.05	0.270 ± 0.002
C	7.62	0.300
D	0.25 ± 0.025	0.010 ± 0.001
E	3.56 ± 0.05	0.140 ± 0.002
F	0.506 ± 0.1	0.020 ± 0.004
G	3.3 ± 0.1	0.130 ± 0.004
H	2.54	0.100
I	1.52	0.060
J	0.457 ± 0.05	0.018 ± 0.002
K	0.1 ± 0.05	0.040 ± 0.002



**REVISION SUMMARY**

The following list represents the key differences between version -004 and -005 of the 21256 Data Sheet.

1. Deleted 21256-06, 21256-07, and 21256-10 products and specifications.
2. Deleted ZIP (Z) and PLCC (N) packages.
3. Deleted Sales Office mailing lists.