## SNx4HC132 Quadruple Positive-NAND Gates With Schmitt-Trigger Inputs

## 1 Features

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive up to 10 LSTTL Loads
- Low Power Consumption, 20- $\mu \mathrm{A}$ Maximum I ICC
- Typical $\mathrm{t}_{\mathrm{pd}}=14 \mathrm{~ns}$
- $\pm 4-m A$ Output Drive at 5 V
- Low Input Current of $1 \mu \mathrm{~A}$ Maximum
- Operation from Very Slow Input Transitions
- Temperature-Compensated Threshold Levels
- High Noise Immunity
- Same Pinouts as SN74HC00


## 2 Applications

- Electronic Points-of-Sale
- Telecom Infrastructure
- Network Switches
- Tests and Measurements


## 3 Description

The SNx4HC132 device functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive and negative going signals. The SNx4HC132 devices perform the Boolean
function
$\mathrm{Y}=\overline{\mathrm{A} \cdot \mathrm{B}}$ or $\mathrm{Y}=\overline{\mathrm{A}}+\overline{\mathrm{B}}$ in positive logic.
These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

## Device Information ${ }^{(1)}$

| PART NUMBER | PACKAGE <br> (PINS) | BODY SIZE (NOM) |
| :--- | :--- | :--- |
| SN54HC132J | CDIP (14) | $19.56 \mathrm{~mm} \times 6.67 \mathrm{~mm}$ |
| SN74HC132D | SOIC (14) | $4.90 \mathrm{~mm} \times 3.91 \mathrm{~mm}$ |
| SN74HC132N | PDIP (14) | $19.30 \mathrm{~mm} \times 6.35 \mathrm{~mm}$ |
| SN54HC132FK | LCCC (20) | $8.89 \mathrm{~mm} \times 8.89 \mathrm{~mm}$ |
| SN54HC132W | CFP (14) | $9.21 \mathrm{~mm} \times 5.97 \mathrm{~mm}$ |
| SN74HC132PW | TSSOP $(14)$ | $5.00 \mathrm{~mm} \times 4.40 \mathrm{~mm}$ |
| SN74HC132NS | SO $(14)$ | $10.30 \mathrm{~mm} \times 5.30 \mathrm{~mm}$ |
| SN74HC132DB | SSOP $(14)$ | $6.20 \mathrm{~mm} \times 5.30 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Logic Diagram (Positive Logic)



## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History. ..... 2
5 Pin Configuration and Functions ..... 3
6 Specifications ..... 4
6.1 Absolute Maximum Ratings ..... 4
6.2 ESD Ratings ..... 4
6.3 Recommended Operating Conditions ..... 4
6.4 Thermal Information ..... 4
6.5 Electrical Characteristics. ..... 5
6.6 Switching Characteristics ..... 6
6.7 Operating Characteristics ..... 6
6.8 Typical Characteristics. ..... 6
7 Parameter Measurement Information ..... 7
8 Detailed Description ..... 8
8.1 Overview ..... 8
8.2 Functional Block Diagram ..... 8
8.3 Feature Description ..... 8
8.4 Device Functional Modes ..... 8
9 Application and Implementation ..... 9
9.1 Application Information ..... 9
9.2 Typical Application ..... 9
10 Power Supply Recommendations ..... 10
11 Layout. ..... 10
11.1 Layout Guidelines ..... 10
11.2 Layout Example ..... 10
12 Device and Documentation Support ..... 11
12.1 Documentation Support ..... 11
12.2 Related Links ..... 11
12.3 Receiving Notification of Documentation Updates ..... 11
12.4 Community Resources. ..... 11
12.5 Trademarks ..... 11
12.6 Electrostatic Discharge Caution ..... 11
12.7 Glossary ..... 11
13 Mechanical, Packaging, and Orderable Information ..... 11

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision F (November 2004) to Revision G Page

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. ..... 1
- Removed Ordering Information table, see POA at the end of the data sheet. ..... 1


## 5 Pin Configuration and Functions

D, DB, N, NS, J, W, or PW Package 14-Pin SOIC, SSOP, PDIP, SO, or TSSOP Top View



Pin Functions ${ }^{(1)}$

| PIN |  |  | I/O |  |
| :--- | :---: | :---: | :---: | :--- |
| NAME | SOIC, SSOP, <br> PDIP, SO, <br> TSSOP | LCCC |  |  |
| 1A | 1 | 2 | I | 1A Input |
| 1B | 2 | 3 | I | 1B Input |
| 1Y | 3 | 4 | O | 1Y Output |
| 2A | 4 | 6 | I | 2A Input |
| 2B | 5 | 8 | I | 2B Input |
| 2Y | 6 | 9 | O | 2Y Output |
| 3A | 9 | 13 | I | 3A Input |
| 3B | 10 | 14 | I | 3B Input |
| 3Y | 8 | 12 | O | 3Y Output |
| 4A | 12 | 18 | I | 4A Input |
| 4B | 13 | 19 | I | 4B Input |
| 4Y | 11 | 16 | O | 4Y Output |
| GND | 7 | 10 | - | Ground Pin |
| NC | - | $1,5,7,11,15$, | - | No Connection |
| VCC | 17 | 20 | - | Power Pin |

(1) NC - no connection

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  |  | MIN | MAX |
| :--- | :--- | ---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | -0.5 | 7 | UNIT |
| $\mathrm{I}_{\mathrm{I}}$ | Input clamp current ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{I}}<0$ or $\mathrm{V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{CC}}$ |  | $\pm 20$ |
| $\mathrm{I}_{\mathrm{OK}}$ | Output clamp current ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{O}}<0$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ |  | mA |
| $\mathrm{I}_{\mathrm{O}}$ | Continuous output current | $\mathrm{V}_{\mathrm{O}}=0$ to $\mathrm{V}_{\mathrm{CC}}$ | $\pm 20$ | mA |
|  | Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND |  | $\pm 25$ | mA |
| $\mathrm{~T}_{\mathrm{J}}$ | Junction temperature |  | $\pm 50$ | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

| $\mathrm{V}_{(\text {(ESD })}$ |  |  | Electrostatic discharge |
| :--- | :--- | :---: | :---: |
|  | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | VALUE | UNIT |
|  | Charged-device model (CDM), per JEDEC specification JESD22-C101 ${ }^{(2)}$ | $\pm 2000$ | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

See ${ }^{(1)}$

|  |  |  |  |  |  |  |  | MIN | NOM | MAX | UNIT |
| :--- | :--- | ---: | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 2 | 5 | 6 |  |  |  |  |  |  |  |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | V |  |  |  |  |  |  |  |  |
| $\mathrm{~V}_{\mathrm{O}}$ | Output voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | SN54HC132 | -55 | $\mathrm{~V}_{\mathrm{CC}}$ |  |  |  |  |  |  |  |

(1) All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | SN74HC132 |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { D } \\ \text { (SOIC) } \end{gathered}$ | $\begin{aligned} & \text { DB } \\ & \text { (SSOP) } \end{aligned}$ | $\begin{gathered} \mathbf{N} \\ \text { (PDIP) } \end{gathered}$ | $\begin{gathered} \text { NS } \\ \text { (SO) } \end{gathered}$ | $\begin{gathered} \text { PW } \\ \text { (TSSOP) } \end{gathered}$ |  |
|  |  | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS |  |
| $\mathrm{R}_{\text {өJA }}$ | Junction-to-ambient thermal resistance ${ }^{(2)}$ | 84.3 | 99.1 | 50.9 | 84.3 | 113.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 44.8 | 51.3 | 38.2 | 42.2 | 42.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 38.5 | 46.3 | 30.8 | 43.0 | 54.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi_{\text {JT }}$ | Junction-to-top characterization parameter | 13.9 | 17.7 | 23.1 | 13.5 | 4.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| \%JB | Junction-to-board characterization parameter | 38.2 | 45.8 | 30.7 | 42.7 | 54.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the application report, Semiconductor and IC Package Thermal Metrics.
(2) The package thermal impedance is calculated in accordance with JESD 51-7.

### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)


### 6.6 Switching Characteristics

over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{T}_{\mathrm{A}}$ | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | $A$ or B | Y | 2 V | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 60 | 120 | ns |
|  |  |  |  | SN54HC132 |  | 186 |  |
|  |  |  |  | SN74HC132 |  | 156 |  |
|  |  |  | 4.5 V | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ | 18 | 25 |  |
|  |  |  |  | SN54HC132 |  | 37 |  |
|  |  |  |  | SN74HC132 |  | 31 |  |
|  |  |  | 6 V | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 14 | 21 |  |
|  |  |  |  | SN54HC132 |  | 32 |  |
|  |  |  |  | SN74HC132 |  | 27 |  |
| $t_{t}$ |  | Any |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 28 | 75 | ns |
|  |  |  | 2 V | SN54HC132 |  | 110 |  |
|  |  |  |  | SN74HC132 |  | 95 |  |
|  |  |  |  | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ | 8 | 15 |  |
|  |  |  | 4.5 V | SN54HC132 |  | 22 |  |
|  |  |  |  | SN74HC132 |  | 19 |  |
|  |  |  | 6 V | $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ | 6 | 13 |  |
|  |  |  |  | SN54HC132 |  | 19 |  |
|  |  |  |  | SN74HC132 |  | 16 |  |

### 6.7 Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per gate | No load | 20 |

### 6.8 Typical Characteristics



Figure 1. Propagation Delay vs $\mathrm{V}_{\mathrm{CC}}$


Figure 2. Transition Time vs $\mathbf{V}_{\mathrm{CC}}$

## 7 Parameter Measurement Information




VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

NOTES: A. $C_{L}$ includes probe and test-fixture capacitance.
B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}}=6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$.
C. The outputs are measured one at a time, with one input transition per measurement.
D. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 3. Load Circuit and Voltage Waveforms

## 8 Detailed Description

### 8.1 Overview

The $\mathrm{SN} \times 4 \mathrm{HC} 132$ is a quadruple 2 -input positive-NAND gate with low drive that produces slow rise and fall times. This reduces ringing on the output signal.
Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals.
These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals.

### 8.2 Functional Block Diagram



Figure 4. Logic Diagram (Positive Logic)

### 8.3 Feature Description

The SNx 4 HC 132 has a wide operating range of 2 V to 6 V . The SNx 4 HC 132 also has a low power consumption where the maximum ICC is $20 \mu \mathrm{~A}$.

### 8.4 Device Functional Modes

Table 1 lists the functional modes of the $\mathrm{SN} \times 4 \mathrm{HC} 132$.
Table 1. Function Table (Each Gate)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| A | $\mathbf{B}$ |  |
| $H$ | $H$ | $H$ |
| L | X | $H$ |
| $X$ | L | $H$ |

## 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The SN74HC132 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates minimize overshoot and undershoot on the outputs. The inputs can accept voltages to $\mathrm{V}_{\mathrm{cc}}$. The current consumption of the device is low with maximum $20-\mu \mathrm{A}$ IC.

### 9.2 Typical Application



Figure 5. Typical Application Diagram

### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so consider routing and load conditions to prevent ringing.

### 9.2.2 Detailed Design Procedure

1. Recommended Input Conditions:

- For rise time and fall time specifications, see $\Delta \mathrm{t} / \Delta \mathrm{V}$ in the Recommended Operating Conditions table.
- For specified high and low levels, see $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ in the Recommended Operating Conditions table.

2. Recommend Output Conditions:

- Load currents should not exceed 25 mA per output and 50 mA total for the part.
- Outputs must not be pulled above $\mathrm{V}_{\mathrm{cc}}$.


## Typical Application (continued)

### 9.2.3 Application Curve



Figure 6. Switching Characteristics Comparison

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply-voltage rating located in the Recommended Operating Conditions table.
Each $\mathrm{V}_{\mathrm{CC}}$ pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, $0.1 \mu \mathrm{~F}$ is recommended. If there are multiple $\mathrm{V}_{\mathrm{CC}}$ pins then a $0.01 \mu \mathrm{~F}$ or a $0.022 \mu \mathrm{~F}$ is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A $0.1 \mu \mathrm{~F}$ and a $1 \mu \mathrm{~F}$ are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

## 11 Layout

### 11.1 Layout Guidelines

When using multiple bit logic devices, inputs must not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or $\mathrm{V}_{\mathrm{CC}}$, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it disables the outputs section of the part when asserted. This does not disable the input section of the I/Os so they also cannot float when disabled.

### 11.2 Layout Example



Figure 7. Layout Diagram

### 12.1 Documentation Support

### 12.1.1 Related Documentation

For related documentation, see the following:
Implications of Slow or Floating CMOS Inputs (SCBA004)

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE \& BUY | TECHNICAL <br> DOCUMENTS |  <br> SOFTWARE |  <br> COMMUNITY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SN54HC132 | Click here | Click here | Click here | Click here | Click here |
| SN74HC132 | Click here | Click here | Click here | Click here | Click here |

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.
TI E2ETM Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.5 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

### 12.6 Electrostatic Discharge Caution

> This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
> ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.7 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-89845022A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \hline 5962- \\ & \text { 89845022A } \\ & \text { SNJ54HC } \\ & \text { 132FK } \end{aligned}$ | Samples |
| 5962-8984502CA | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8984502CA } \\ & \text { SNJ54HC132J } \end{aligned}$ | Samples |
| 5962-8984502DA | ACTIVE | CFP | W | 14 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8984502DA } \\ & \text { SNJ54HC132W } \end{aligned}$ | Samples |
| 5962-8984502VCA | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8984502VC } \\ & \text { A } \\ & \text { SNV54HC132J } \end{aligned}$ | Samples |
| 5962-8984502VDA | ACTIVE | CFP | W | 14 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8984502VD } \\ & \text { A } \\ & \text { SNV54HC132W } \end{aligned}$ | Samples |
| SN54HC132J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | SN54HC132J | Samples |
| SN74HC132D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DBR | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DBRG4 | ACTIVE | SSOP | DB | 14 | 2000 | Green (RoHS \& no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DE4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DRE4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DT | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS \& no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132DTE4 | ACTIVE | SOIC | D | 14 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |


| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking $(4 / 5)$ | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74HC132N | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC132N | Samples |
| SN74HC132NE4 | ACTIVE | PDIP | N | 14 | 25 | Green (RoHS \& no Sb/Br) | NIPDAU | N / A for Pkg Type | -40 to 85 | SN74HC132N | Samples |
| SN74HC132NSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132NSRG4 | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132PW | ACTIVE | TSSOP | PW | 14 | 90 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132PWR | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132PWRG4 | ACTIVE | TSSOP | PW | 14 | 2000 | Green (RoHS \& no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SN74HC132PWT | ACTIVE | TSSOP | PW | 14 | 250 | Green (RoHS \& no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HC132 | Samples |
| SNJ54HC132FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962- } \\ & 89845022 A \\ & \text { SNJ54HC } \\ & \text { 132FK } \end{aligned}$ | Samples |
| SNJ54HC132J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8984502CA } \\ & \text { SNJ54HC132J } \end{aligned}$ | Samples |
| SNJ54HC132W | ACTIVE | CFP | W | 14 | 1 | TBD | Call TI | N / A for Pkg Type | -55 to 125 | $\begin{aligned} & \text { 5962-8984502DA } \\ & \text { SNJ54HC132W } \end{aligned}$ | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. Tl has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC132, SN54HC132-SP, SN74HC132 :

- Catalog: SN74HC132, SN54HC132
- Automotive: SN74HC132-Q1, SN74HC132-Q1
- Military: SN54HC132
- Space: SN54HC132-SP

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application


## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) |  | $\begin{gathered} \text { A0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74HC132DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC132DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC132DT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| SN74HC132PWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74HC132PWT | TSSOP | PW | 14 | 250 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74HC132DR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74HC132DR | SOIC | D | 14 | 2500 | 333.2 | 345.9 | 28.6 |
| SN74HC132DT | SOIC | D | 14 | 250 | 210.0 | 185.0 | 35.0 |
| SN74HC132PWR | TSSOP | PW | 14 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74HC132PWT | TSSOP | PW | 14 | 250 | 367.0 | 367.0 | 35.0 |

FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER 28 TERMINAL SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. Falls within JEDEC MS-004

NS (R-PDSO-G**)
14-PINS SHOWN


| DIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

W (R-GDFP-F14)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL STD 1835 GDFP1-F14

## GENERIC PACKAGE VIEW



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


## NOTES:

1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermitically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

D (R-PDSO-G14)
PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
(D) Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO-153


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Tl grants you permission to use these resources only for development of an application that uses the Tl products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify Tl and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.

