




OCTAL BUS TRANSCEIVER

DESCRIPTION

The T54LS245/T74LS245 is an Octal Bus Transceiver intended for 8-line asynchronous 2-way data communication between data buses. Direction Input (DR) takes over the transmission of Data from bus A to bus B or bus B to bus A depending on its logic level. Enable input is usable for isolation of the buses.




- 2-WAY ASYNCHRONOUS DATA BUS COMUNICATION
- HYSTERESIS INPUTS TO IMPROVE NOISE IMMUNITY
- INPUT DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

TRUTH TABLE

INPUTS		OUTPUT				
Ē	DR	OUTPUT				
L	L	Bus B Data to Bus A				
L	н	Bus A Data to Bus B				
н	×	Isolation				

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 7	V
VI	Input Voltage, Applied to Input	-0.5 to 15	V
Vo	Output Voltage, Applied to Output	0 to 10	- v
l _l	Input Current, Into Inputs	- 30 to 5	mA
lo	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGES

Part Numbers		_			
	Min	Тур	Max	Temperature	
T54LS245D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C	
T74LS245XX	4.75 V	5.0 V	5.25 V	0°C to +70°C	

XX = package type.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter Input HIGH Voltage		Limits			Test Conditions			
			Min.	Тур.	Max.	(Note 1)			Units
V _{IH}			2.0			Guaranteed input HIGH Voltage for all Inputs			V
V_{IL}	Input LOW Voltage	54			0.7	Guaranteed input LOW Voltage		oltage	
		74			0.8	for all Inputs			V
$V_{T+}-V_{T-}$	Hysteresis		0.2	0.4		V _{CC} = MIN			V
V _{CD}	Input Clamp Diode Vo	ltage	_	- 0.65	- 1.5	V _{CC} = MIN,I _{IN} =18mA			V
V_{OH}	Output HIGH Voltage	54,74	2.4	3.4		V _{CC} = MIN, I _{OH} = -3.0mA			
		54,74	2.0			I _{OH} = - 12mA for I _{OH} = - 15mA for	54LS	V _{CC} = MIN	V
V_{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 12mA V _C	c = MIN.	V _{INI} = V _{II} or	
		74		0.35	0.5	I _{OL} = 24mA VII	⊣ per Tru	uth Table	\ \
lozн	Output Off Current HIGH				20	V _{CC} = MAX, V _{OUT}	= 2.7V		μА
lozL	Output Off Current LOW				- 200	V _{CC} = MAX, V _{OUT}			μA
liн	Input HIGH Current A or B, DR or Ē DR or Ē A or B				20 0.1 0.1	V _{CC} = MAX, V _{IN} = 2.7V V _{CC} = MAX, V _{IN} = 7.0V V _{CC} = MAX, V _{IN} = 5.5V		μA mA mA	
կլ	Input LOW Current		_		-0.2	V _{CC} = MAX,V _{IN} = 0.4V		mA	
los	Output Short Circuit Current		- 40		- 225	V _{CC} = MAX (Note 2)		mA	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW Total at HIGH Z				70 90 95	V _{CC} = MAX	<u>, </u>		mA


Notes

- 1) For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges. 2) Not more than one output should be shorted at a time.
- 3) Typical values are at $V_{CC} = 5.0V$, $T_A = 25$ °C





AC CHARACTERISTICS: T_A = 25°C

Symbol	8		Limits			Units
	Parameter	Min.	Тур.	Max.	Test Conditions	
t _{PLH}	Propagation Delay, Data to Output		8.0 8.0	12 12		ns
t _{PZH}	Output Enable Time to HIGH Level		25	40	C _L = 45pF R _L = 667Ω	ns
tpZL	Output Enable Time to LOW Level		27	40		ns
t _{PLZ}	Output Disable Time from LOW Level		15	25	C ₁ = 5.0pF	ns
t _{PHZ}	Output Disable Time from HIGH Level		15	25	1 OL - 0.0pi	ns





14-LEAD PLASTIC DIP







14-LEAD CERAMIC DIP






16-LEAD PLASTIC DIP







0606

A-13





16-LEAD CERAMIC DIP







20-LEAD PLASTIC DIP






20-LEAD CERAMIC DIP







0607

A-14





24-LEAD PLASTIC DIP





24-LEAD CERAMIC DIP






CHIP CARRIER 20 LEAD PLASTIC



0608



B-01

NOZMOHT-Z D Z

07E D 7929237 0016418 1


Packages


67C 16547

D


T-90-20


14-LEAD PLASTIC DIP MICROPACKAGE





16-LEAD PLASTIC DIP MICROPACKAGE





NOTE: FOR 20-LEAD PLASTIC DIP MICROPACKAGE CONTACT SGS

Surface Mounted

67C 16548

T-90-20

One possible solution to the important problem of PWB minimization, is that of using surface mounted components. Integrated circuits in SO (Small Outline) packages are made up of standard chips mounted in very small plastic packages.

The advantages given by using these devices are:

PWB Reduction

This is by far the most important advantage since the reduction of PWB size varies from 40 to 60% in comparison with standard board types. (See page 584 for package dimensions.)

Assembly Cost Reduction

SO Devices require no preliminary operation prior to mounting and can therefore be easily utilized in fully automatic equipment.

Increasing Reliability

The following characteristics lead to a higher level of reliability with respect to their standard packaged counter parts:

- The mounting system is fully automatic

D

- PWB number and the interconnections between them are reduced when the same number of devices are used.
- The high density of components on the board makes it thermally much more stable.

Noise Reduction and Improved Frequency Response

The reduction of the length of the connecting wires between the leads and the silicon guarantees a more homogeneous propogation delay between the external pins, with respect to the standard type.

Assembly Without Board Holes

The devices are placed on the board and soldered. This technology permits a higher level of tolerance in the positioning (automatic) of the device. For the standard DIP types this must be done with great accuracy due to the insertion of the leads into their holes.

