INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC01 1999 Nov 11



HILIP

UDA1334TS

CONTENTS		9	LIMITING VALUES
1	FEATURES	10	HANDLING
1 1	Conorol	11	THERMAL CHARACTERISTICS
1.1	Multiple format data interface	12	QUALITY SPECIFICATION
1.3	DAC digital sound processing	13	DC CHARACTERISTICS
1.4	Advanced audio configuration	14	AC CHARACTERISTICS
2	APPLICATIONS	14 1	2.0 V supply voltage
3	GENERAL DESCRIPTION	14.2	3.0 V supply voltage
4	ORDERING INFORMATION	14.3	Timing
5	QUICK REFERENCE DATA	15	APPLICATION INFORMATION
6	BLOCK DIAGRAM	16	PACKAGE OUTLINE
7	PINNING	17	SOLDERING
8	FUNCTIONAL DESCRIPTION	17.1	Introduction to soldering surface mount
8.1 8.2 8.3 8.4 8.5 8.5.1	System clock Interpolation filter Noise shaper Filter stream DAC Feature settings Digital interface format select	17.2 17.3 17.4 17.5	packages Reflow soldering Wave soldering Manual soldering Suitability of surface mount IC packages for wave and reflow soldering methods
8.5.2	Mute control	18	DEFINITIONS
8.5.3 8.5.4	De-empnasis control Power control and sampling frequency select	19	LIFE SUPPORT APPLICATIONS

UDA1334TS

1 FEATURES

1.1 General

- 1.8 to 3.6 V power supply voltage
- Integrated digital filter plus DAC
- Supports sample frequencies from 8 to 100 kHz
- Automatic system clock versus sample rate detection
- Low power consumption
- No analog post filtering required for DAC
- Slave mode only applications
- · Easy application
- SSOP16 package.

1.2 Multiple format data interface

- I²S-bus and LSB-justified format compatible
- 1fs input data rate.

1.3 DAC digital sound processing

- Digital de-emphasis for 44.1 kHz sampling rate
- Mute function.

1.4 Advanced audio configuration

- High linearity, wide dynamic range and low distortion
- Standby or Sleep mode in which the DAC is powered down.

4 ORDERING INFORMATION

ТҮРЕ		PACKAGE		
NUMBER	NAME	DESCRIPTION	VERSION	
UDA1334TS SSOP16 plastic shrink small outline package; 16 leads; body width 4.4 mm		SOT369-1		



2 APPLICATIONS

This audio DAC is excellently suitable for digital audio portable application, such as portable MD, MP3 and DVD players.

3 GENERAL DESCRIPTION

The UDA1334TS supports the I²S-bus data format with word lengths of up to 24 bits and the LSB-justified serial data format with word lengths of 16, 20 and 24 bits.

The UDA1334TS has basic features such as de-emphasis (at 44.1 kHz sampling rate) and mute.

UDA1334TS

5 QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
V _{DDA}	DAC analog supply voltage		1.8	2.0	3.6	V
V _{DDD}	digital supply voltage		1.8	2.0	3.6	V
I _{DDA}	DAC analog supply current	normal operation	-	2.1	-	mA
		Sleep mode	_	150	_	μA
I _{DDD}	digital supply current	normal operation	_	1.2	-	mA
		Sleep mode	_	50	-	μA
T _{amb}	ambient temperature		-20	-	+85	°C
Digital-to-analo	$v_{DDA} = V_{DDD} = 2.0 V$					
V _{o(rms)}	output voltage (RMS value)	at 0 dB (FS) digital input; note 1	_	500	-	mV
(THD + N)/S	total harmonic	f _s = 44.1 kHz; at 0 dB	-	-80	-	dB
	distortion-plus-noise to signal ratio	f _s = 44.1 kHz; at –60 dB; A-weighted	_	-37	_	dB
		f _s = 96 kHz; at 0 dB	-	-75	-	dB
		f _s = 96 kHz; at –60 dB; A-weighted	-	-35	-	dB
S/N	signal-to-noise ratio	$f_s = 44.1 \text{ kHz}; \text{ code} = 0;$ A-weighted	-	97	-	dB
		f _s = 96 kHz; code = 0; A-weighted	-	95	-	dB
		MUTE = HIGH; A-weighted	-	110	-	dB
α _{cs}	channel separation		_	100	-	dB
Digital-to-analo	og convertor (V _{DDA} = V _{DDD} = 3.0 V)		·	•		•
V _{o(rms)}	output voltage (RMS value)	at 0 dB (FS) digital input; note 1	-	750	-	mV
(THD + N)/S	total harmonic	f _s = 44.1 kHz; at 0 dB	_	-90	-	dB
	distortion-plus-noise to signal ratio	f _s = 44.1 kHz; at –60 dB; A-weighted	-	-40	-	dB
		f _s = 96 kHz; at 0 dB	_	-85	-	dB
		f _s = 96 kHz; at –60 dB; A-weighted	-	-37	-	dB
S/N	signal-to-noise ratio	$f_s = 44.1 \text{ kHz}; \text{ code} = 0;$ A-weighted	-	100	-	dB
		$f_s = 96 \text{ kHz}; \text{ code} = 0;$ A-weighted	-	98	-	dB
		MUTE = HIGH; A-weighted	-	110	-	dB
α _{cs}	channel separation		_	100	-	dB

UDA1334TS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power dissipat	Power dissipation (at f _s = 44.1 kHz)					
Р	power dissipation	play-back mode; at 2.0 V supply voltage	_	7.0	_	mW
		play-back mode; at 3.0 V supply voltage	_	17	_	mW
		Sleep mode	-	0.5	_	mW

Note

1. The DAC output voltage scales proportional to the power supply voltage.

6 BLOCK DIAGRAM



UDA1334TS

7 PINNING

SYMBOL	PIN	PAD TYPE	DESCRIPTION
BCK	1	5 V tolerant digital input pad; note 1	bit clock input
WS	2	5 V tolerant digital input pad; note 1	word select input
DATAI	3	5 V tolerant digital input pad; note 1	serial data input
V _{DDD}	4	digital supply pad	digital supply voltage
V _{SSD}	5	digital ground pad	digital ground
SYSCLK	6	5 V tolerant digital input pad; note 1	system clock input
SFOR1	7	5 V tolerant digital input pad; note 1	serial format select 1
MUTE	8	5 V tolerant digital input pad; note 1	mute control
DEEM	9	5 V tolerant digital input pad; note 1	de-emphasis control
PCS	10	3-level input pad; note 2	power control and sampling frequency select
SFOR0	11	digital input pad; note 2	serial format select 0
V _{ref(DAC)}	12	analog pad	DAC reference voltage
V _{DDA}	13	analog supply pad	DAC analog supply voltage
VOUTL	14	analog output pad	DAC output left
V _{SSA}	15	analog ground pad	DAC analog ground
VOUTR	16	analog output pad	DAC output right

Notes

- 1. 5 V tolerant is only supported if the power supply voltage is between 2.7 and 3.6 V. For lower power supply voltages this is maximum 3.3 V tolerant.
- 2. Because of test issues these pads are not 5 V tolerant and they should be at power supply voltage level or at a maximum of 0.5 V above that level.



UDA1334TS

8 FUNCTIONAL DESCRIPTION

8.1 System clock

The UDA1334TS operates in slave mode only; this means that in all applications the system must provide the system clock and the digital audio interface signals (BCK and WS).

The system clock must be locked in frequency to the digital interface signals.

The UDA1334TS automatically detects the ratio between the SYSCLK and WS frequencies.

The BCK clock can be up to $64f_s$, or in other words the BCK frequency is 64 times the Word Select (WS) frequency or less: $f_{BCK} \le 64 \times f_{WS}$.

Important: the WS edge MUST fall on the negative edge of the BCK at all times for proper operation of the digital I/O data interface.

The modes which are supported are given in Table 1.

Table 1	Supported	sampling	ranges

CLOCK MODE	SAMPLING RANGE
768f _s	8 to 55 kHz
512f _s	8 to 100 kHz
384f _s	8 to 100 kHz
256f _s	8 to 100 kHz
192f _s	8 to 100 kHz ⁽¹⁾⁽²⁾
128f _s	8 to 100 kHz ⁽²⁾

Notes

- This mode can only be supported for power supply voltages down to 2.4 V. For lower voltages, in 192f_s mode the sampling frequency should be limited to 55 kHz.
- 2. Not supported in low-sampling frequency mode.

An example is given in Table 2 for a 12.228 MHz system clock input.

Table 2 Example using a 12.228 MHz system clock

SAMPLING FREQUENCY	CLOCK MODE
96 kHz	128f _s
64 kHz ⁽¹⁾	192f _s
48 kHz	256f _s
32 kHz	384f _s
24 kHz	512f _s
16 kHz	768f _s

Note

 This mode can only be supported for power supply voltages down to 2.4 V. For lower voltages, in 192fs mode the sampling frequency should be limited to 55 kHz.

8.2 Interpolation filter

The interpolation digital filter interpolates from $1f_s$ to $64f_s$ by cascading FIR filters (see Table 3).

Table 3	Interpolation	filter	characteristics
---------	---------------	--------	-----------------

ITEM	CONDITION	VALUE (dB)
Pass-band ripple	0 to 0.45f _s	±0.02
Stop band	>0.55f _s	-50
Dynamic range	0 to 0.45f _s	>114

8.3 Noise shaper

The 5th-order noise shaper operates at 64f_s. It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique enables high signal-to-noise ratios to be achieved. The noise shaper output is converted into an analog signal using an Filter Stream DAC (FSDAC).

UDA1334TS

Low power audio DAC

8.4 Filter stream DAC

The FSDAC is a semi-digital reconstruction filter that converts the 1-bit data stream of the noise shaper to an analog output voltage. The filter coefficients are implemented as current sources and are summed at virtual ground of the output operational amplifier. In this way very high signal-to-noise performance and low clock jitter sensitivity is achieved. No post-filter is needed due to the inherent filter function of the DAC. On-board amplifiers convert the FSDAC output current to an output voltage signal capable of driving a line output.

The output voltage of the FSDAC scales proportional with the power supply voltage.

8.5 Feature settings

The features of the UDA1334TS can be set by control pins SFOR1, SFOR0, MUTE, DEEM and PCS.

8.5.1 DIGITAL INTERFACE FORMAT SELECT

The digital audio interface formats (see Fig.3) can be selected via the pins SFOR1 and SFOR0 as shown in Table 4.

The BCK frequency for the digital audio interface can be maximum 64 times the WS frequency: $f_{BCK} \le 64 f_{WS}$.

Table 4 Data format selection

SFOR1	SFOR0	INPUT FORMAT
LOW	LOW	I ² S-bus input
LOW	HIGH	LSB-justified 16 bits input
HIGH	LOW	LSB-justified 20 bits input
HIGH	HIGH	LSB-justified 24 bits input

8.5.2 MUTE CONTROL

The output signal can be soft muted by setting pin MUTE to HIGH level as shown in Table 5.

Table 5Mute control

MUTE	FUNCTION
LOW	mute off
HIGH	mute on

When the output signal is fully muted (pin MUTE at HIGH level), a silence switch inside the FSDAC is activated. In this way a very high signal-to-noise ratio can be achieved in case the output is muted.

8.5.3 DE-EMPHASIS CONTROL

De-emphasis can be switched on for $f_s = 44.1$ kHz by setting pin DEEM at HIGH level. The function description of pin DEEM is given in Table 6.

Table 6De-emphasis control

DEEM	FUNCTION		
LOW	de-emphasis off		
HIGH	de-emphasis on		

8.5.4 POWER CONTROL AND SAMPLING FREQUENCY SELECT

Pin PCS is a 3-level pin and is used to set the mode of the UDA1334TS. The definition is given in Table 7.

Table 7 PCS function definition

PCS	FUNCTION		
LOW	normal operating mode		
MID	low sampling frequency mode		
HIGH	Power-down or Sleep mode		

The low sampling frequency mode is required to have a higher oversampling rate in the noise shaper in order to improve the signal-to-noise ratio. In this mode the oversampling ratio of the noise shaper will be $128f_s$ instead of $64f_s$.



Preliminary specification

UDA1334TS



Low power audio DAC

9

1999 Nov 11

UDA1334TS

9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage	note 1	_	4.0	V
T _{xtal(max)}	maximum crystal temperature		_	150	°C
T _{stg}	storage temperature		-65	+125	°C
T _{amb}	ambient temperature		-20	+85	°C
V _{es}	electrostatic handling voltage	human body model	-2000	+2000	V
		machine model	-200	+200	V

Note

1. All supply connections must be made to the same power supply.

10 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, it is good practice to take normal precautions appropriate to handling MOS devices.

11 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	145	K/W

12 QUALITY SPECIFICATION

In accordance with "SNW-FQ-611-E".

13 DC CHARACTERISTICS

 $V_{DDD} = V_{DDA} = 2.0 \text{ V}; T_{amb} = 25 \text{ °C}; R_L = 5 \text{ k}\Omega.$ All voltages with respect to ground (pins V_{SSA} and V_{SSD}); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies						
V _{DDA}	DAC analog supply voltage	note 1	1.8	2.0	3.6	V
V _{DDD}	digital supply voltage	note 1	1.8	2.0	3.6	V
I _{DDA}	DAC analog supply current	normal operating mode; at 2.0 V supply voltage	_	2.1	_	mA
		normal operating mode; at 3.0 V supply voltage	_	3.3	_	mA
		Sleep mode	_	150	_	μA
I _{DDD}	digital supply current	normal operating mode; at 2.0 V supply voltage	_	1.2	_	mA
		normal operating mode; at 3.0 V supply voltage	_	2.1	_	mA
		Sleep mode	_	50	_	μA

UDA1334TS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Digital inpu	ut pins; note 2					
V _{IH}	HIGH-level input voltage	at 2.0 V supply voltage	1.3	-	3.3	V
		at 3.0 V supply voltage	2.0	-	5.0	V
VIL	LOW-level input voltage	at 2.0 V supply voltage	-0.5	-	+0.5	V
		at 3.0 V supply voltage	-0.5	-	+0.8	V
I _{LI}	input leakage current		-	-	1	μA
Ci	input capacitance		-	-	10	pF
3-level inp	ut: pin PCS					
V _{IH}	HIGH-level input voltage		0.9V _{DDD}	_	V _{DDD}	V
V _{IM}	MID-level input voltage		$0.4V_{DDD}$	-	$0.6V_{DDD}$	V
V _{IL}	LOW-level input voltage		0	-	0.5	V
DAC						
V _{ref(DAC)}	reference voltage	with respect to V _{SSA}	0.45V _{DD}	0.5V _{DD}	0.55V _{DD}	V
R _{O(ref)}	V _{ref(DAC)} reference output resistance		-	12.5	-	kΩ
I _{o(max)}	maximum output current	(THD + N)/S < 0.1%; R _L = 800 Ω	-	tbf	-	mA
RL	load resistance		3	_	-	kΩ
CL	load capacitance	note 3	-	-	50	pF

Notes

- 1. All supply connections must be made to the same external power supply unit.
- 2. At 3 V supply voltage, the input pads are TTL compatible. However, at 2.0 V supply voltage no TTL levels can be accepted, but levels from 3.3 V domain can be applied to the pins.
- 3. When the DAC drives a capacitive load above 50 pF, a series resistance of 100 Ω must be used to prevent oscillations in the output operational amplifier.

14 AC CHARACTERISTICS

14.1 2.0 V supply voltage

 $V_{DDD} = V_{DDA} = 2.0 \text{ V}$; $f_i = 1 \text{ kHz}$; $T_{amb} = 25 \text{ °C}$; $R_L = 5 \text{ k}\Omega$. All voltages with respect to ground (pins V_{SSA} and V_{SSD}); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
DAC	DAC							
V _{o(rms)}	output voltage (RMS value)	at 0 dB (FS) digital input	_	0.5	_	V		
ΔVo	unbalance between channels		_	0.1	_	dB		
(THD + N)/S	total harmonic	f _s = 44.1 kHz; at 0 dB	—	-80	-	dB		
	distortion-plus-noise to signal ratio	f _s = 44.1 kHz; at –60 dB; A-weighted	_	-37	-	dB		
		f _s = 96 kHz; at 0 dB	_	-75	_	dB		
		$f_s = 96 \text{ kHz}; \text{ at } -60 \text{ dB}; \text{ A-weighted}$	_	-35	_	dB		

UDA1334TS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
S/N	signal-to-noise ratio	$f_s = 44.1 \text{ kHz}; \text{ code} = 0;$ A-weighted	_	97	-	dB
		$f_s = 96 \text{ kHz}; \text{ code} = 0; \text{ A-weighted}$	_	95	_	dB
		MUTE = HIGH; A-weighted	-	110	-	dB
α_{cs}	channel separation		_	100	_	dB
PSRR	power supply rejection ratio	f _{ripple} = 1 kHz; V _{ripple} = 30 mV (p-p)	_	60	_	dB

14.2 3.0 V supply voltage

 $V_{DDD} = V_{DDA} = 3.0 \text{ V}$; f_i = 1 kHz; T_{amb} = 25 °C; R_L = 5 k Ω . All voltages with respect to ground (pins V_{SSA} and V_{SSD}); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DAC						
V _{o(rms)}	output voltage (RMS value)	at 0 dB (FS) digital input	_	0.75	_	V
ΔV_o	unbalance between channels		—	0.1	-	dB
(THD + N)/S	total harmonic	f _s = 44.1 kHz; at 0 dB	_	-90	-	dB
	distortion-plus-noise to signal ratio	f _s = 44.1 kHz; at –60 dB; A-weighted	-	-40	-	dB
		f _s = 96 kHz; at 0 dB	—	-85	-	dB
		$f_s = 96 \text{ kHz}; \text{ at } -60 \text{ dB}; \text{ A-weighted}$	-	-37	-	dB
S/N	signal-to-noise ratio	$f_s = 44.1 \text{ kHz}; \text{ code} = 0;$ A-weighted	_	100	_	dB
		$f_s = 96 \text{ kHz}; \text{ code} = 0; \text{ A-weighted}$	-	98	-	dB
		MUTE = HIGH; A-weighted	_	110	-	dB
α _{cs}	channel separation		_	100	_	dB
PSRR	power supply rejection ratio	f _{ripple} = 1 kHz; V _{ripple} = 30 mV (p-p)	_	60	_	dB

14.3 Timing

 $V_{DDD} = V_{DDA} = 1.8$ to 3.6 V; $T_{amb} = -20$ to +85 °C; $R_L = 5 \text{ k}\Omega$. The typical timing is specified at $f_s = 44.1 \text{ kHz}$ (sampling frequency). All voltages with respect to ground (pins V_{SSA} and V_{SSD}); unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
System cloc	System clock timing (see Fig.4)							
T _{sys}	system clock cycle time	$f_{sys} = 256 f_s$	35	88	780	ns		
		$f_{sys} = 384 f_s$	23	59	520	ns		
		$f_{sys} = 512 f_s$	17	44	390	ns		
t _{CWH}	system clock HIGH time	f _{sys} < 19.2 MHz	0.3T _{sys}	-	0.7T _{sys}	ns		
		$f_{sys} \ge 19.2 \text{ MHz}$	0.4T _{sys}	_	0.6T _{sys}	ns		
t _{CWL}	system clock LOW time	f _{sys} < 19.2 MHz	0.3T _{sys}	_	0.7T _{sys}	ns		
		$f_{sys} \ge 19.2 \text{ MHz}$	0.4T _{sys}	_	0.6T _{sys}	ns		

UDA1334TS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Serial interfa	Serial interface timing (see Fig.5)							
f _{BCK}	bit clock frequency		-	-	64f _s	Hz		
t _{вскн}	bit clock HIGH time		50	-	-	ns		
t _{BCKL}	bit clock LOW time		50	-	-	ns		
t _r	rise time		-	-	20	ns		
t _f	fall time		-	-	20	ns		
t _{su(DATAI)}	set-up time data input		20	-	-	ns		
t _{h(DATAI)}	hold time data input		0	-	-	ns		
t _{su(WS)}	set-up time word select		20	_	_	ns		
t _{h(WS)}	hold time word select		10	_	-	ns		





UDA1334TS

15 APPLICATION INFORMATION



16 PACKAGE OUTLINE



UDA1334TS

UDA1334TS

17 SOLDERING

17.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

17.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

17.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

17.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

UDA1334TS

17.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKACE	SOLDERING METHOD			
FACKAGE	WAVE	REFLOW ⁽¹⁾		
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable		
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable		
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable		
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable		

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

18 DEFINITIONS

Data sheet status

Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

19 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

UDA1334TS

NOTES

UDA1334TS

NOTES

Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Pakistan: see Singapore Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

© Philips Electronics N.V. 1999

545002/25/01/pp20

Date of release: 1999 Nov 11

Document order number: 9397 750 06399

SCA 68

Let's make things better.







Internet: http://www.semiconductors.philips.com

Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 62 5344, Fax.+381 11 63 5777