



16K × 8 HIGH-SPEED CMOS STATIC RAM


GENERAL DESCRIPTION

The W24129A is a high-speed, low-power CMOS static RAM organized as 16384 × 8 bits that operates on a single 5-volt power supply. This device is manufactured using Winbond's high performance CMOS technology.


FEATURES

- High-speed access time: 12/15 nS (max.)
- Low-power consumption:
 - Active: 400 mW (typ.)
- Single +5V power supply
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three-state outputs
- Available packages: 28-pin 300 mil SOJ and skinny DIP

PIN CONFIGURATION



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0–A13	Address Inputs
I/O1–I/O8	Data Inputs/Outputs
\overline{CS}	Chip Select Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power Supply
VSS	Ground



DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to Vss Potential	-0.5 to +7.0	V
Input/Output to Vss Potential	-0.5 to VDD +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to +70	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

TRUTH TABLE

CS	OE	WE	MODE	I/O1-I/O8	VDD CURRENT
H	X	X	Not Selected	High Z	ISB, ISB1
L	H	H	Output Disable	High Z	IDD
L	L	H	Read	Data Out	IDD
L	X	L	Write	Data In	IDD

OPERATING CHARACTERISTICS

(VDD = 5V ±5%, VSS = 0V, TA = 0 to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Input Low Voltage	VIL	-	-0.5	-	+0.8	V	
Input High Voltage	VIH	-	+2.2	-	VDD +0.5	V	
Input Leakage Current	ILI	VIN = VSS to VDD	-10	-	+10	μA	
Output Leakage Current	ILO	V _{I/O} = VSS to VDD, CS = VIH or OE = VIH or WE = VIL	-10	-	+10	μA	
Output Low Voltage	VOL	IOL = +8.0 mA	-	-	0.4	V	
Output High Voltage	VOH	IOH = -4.0 mA	2.4	-	-	V	
Operating Power Supply Current	IDD	CS = VIL, I/O = 0 mA Cycle = MIN	12	-	-	160	mA
			15	-	-	150	mA
Standby Power Supply Current	ISB	CS = VIH Cycle = MIN, Duty = 100%	-	-	30	mA	
	ISB1	CS ≥ VDD -0.2V	-	-	5	mA	

Note: Typical characteristics are at VDD = 5V, TA = 25° C.



CAPACITANCE

(V_{DD} = 5V, T_A = 25° C, f = 1 MHz)


PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	C _{IN}	V _{IN} = 0V	8	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0V	10	pF

Note: These parameters are sampled but not 100% tested.

AC TEST CONDITIONS

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V
Output Load	C _L = 30 pF, I _{OH} /I _{OL} = -4 mA/8 mA

AC TEST LOADS AND WAVEFORM





AC CHARACTERISTICS

(V_{DD} = 5V ±5%, V_{SS} = 0V, T_A = 0 to 70° C)

Read Cycle

PARAMETER	SYM.	W24129A-12		W24129A-15		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	TRC	12	-	15	-	nS
Address Access Time	TAA	-	12	-	15	nS
Chip Select Access Time	TACS	-	12	-	15	nS
Output Enable to Output Valid	TAOE	-	6	-	7	nS
Chip Selection to Output in Low Z	TCLZ*	3	-	3	-	nS
Output Enable to Output in Low Z	TOLZ*	0	-	0	-	nS
Chip Deselection to Output in High Z	TCHZ*	-	6	-	7	nS
Output Disable to Output in High Z	TOHZ*	-	6	-	7	nS
Output Hold from Address Change	TOH	3	-	3	-	nS

* These parameters are sampled but not 100% tested.

Write Cycle

PARAMETER	SYM.	W24129A-12		W24129A-15		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	TWC	12	-	15	-	nS
Chip Selection to End of Write	TCW	10	-	13	-	nS
Address Valid to End of Write	TAW	10	-	13	-	nS
Address Setup Time	TAS	0	-	0	-	nS
Write Pulse Width	TWP	10	-	10	-	nS
Write Recovery Time	TWR	0	-	0	-	nS
	$\overline{CS}, \overline{WE}$					
Data Valid to End of Write	TDW	7	-	9	-	nS
Data Hold from End of Write	TDH	0	-	0	-	nS
Write to Output in High Z	TWHZ*	-	7	-	8	nS
Output Disable to Output in High Z	TOHZ*	-	7	-	8	nS
Output Active from End of Write	TOW	0	-	0	-	nS


* These parameters are sampled but not 100% tested.



TIMING WAVEFORMS


Read Cycle 1

(Address Controlled)




Read Cycle 2

(Chip Select Controlled)



Read Cycle 3


(Output Enable Controlled)



Timing Waveforms, continued


Write Cycle 1

($\overline{\text{OE}}$ Clock)



Write Cycle 2

($\overline{\text{OE}} = \text{VIL Fixed}$)



Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from DOUT are the same as the data written to DIN during the write cycle.
3. DOUT provides the read data for the next address.
4. Transition is measured ± 500 mV from steady state with $C_L = 5$ pF. This parameter is guaranteed but not 100% tested.



ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (mA)	PACKAGE
W24129AK-12	12	160	5	300 mil skinny DIP
W24129AK-15	15	150	5	300 mil skinny DIP
W24129AJ-12	12	160	5	300 mil SOJ
W24129AJ-15	15	150	5	300 mil SOJ

Notes:

1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

PACKAGE DIMENSIONS

28-pin P-DIP Skinny

Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	—	—	0.175	—	—	4.45
A ₁	0.010	—	—	0.25	—	—
A ₂	0.125	0.130	0.135	3.18	3.30	3.43
B	0.016	0.018	0.022	0.41	0.46	0.56
B ₁	0.058	0.060	0.064	1.47	1.52	1.63
c	0.008	0.010	0.014	0.20	0.25	0.36
D	—	1.388	1.400	—	35.26	35.56
E	0.300	0.310	0.320	7.62	7.87	8.13
E ₁	0.283	0.288	0.293	7.19	7.32	7.44
e ₁	0.090	0.100	0.110	2.29	2.54	2.79
L	0.120	0.130	0.140	3.05	3.30	3.56
a	0°	—	15°	0°	—	15°
e _A	0.330	0.350	0.370	8.38	8.89	9.40
S	—	—	0.055	—	—	1.40

Notes:

- Dimension D Max. & S include mold flash or tie bar burrs.
- Dimension E1 does not include interlead flash.
- Dimension D & E1 include mold mismatch and are determined at the mold parting line.
- Dimension B1 does not include dambar protrusion/intrusion.
- Controlling dimension: Inches.
- General appearance spec. should be based on final visual inspection spec.

28-pin Small Outline J Band

Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	—	—	0.140	—	—	3.56
A ₁	0.027	—	—	0.69	—	—
A ₂	0.095	0.100	0.105	2.41	2.54	2.67
b ₁	0.026	0.028	0.032	0.66	0.71	0.81
b	0.016	0.018	0.022	0.41	0.46	0.56
c	0.008	0.010	0.014	0.20	0.25	0.36
D	—	0.710	0.730	—	18.03	18.54
E	0.295	0.300	0.305	7.49	7.62	7.75
E ₁	0.044	0.050	0.056	1.12	1.27	1.42
e ₁	0.245	0.265	0.285	6.22	6.73	7.24
H _E	0.327	0.337	0.347	8.31	8.56	8.81
L	0.077	0.087	0.097	1.96	2.21	2.46
S	—	—	0.045	—	—	1.14
y	—	—	0.004	—	—	0.10
θ	0°	—	10°	0°	—	10°

Notes:

- Dimension D Max. & S include mold flash or tie bar burrs.
- Dimension b does not include dambar protrusion/intrusion.
- Dimension D & E include mold mismatch and are determined at the mold parting line.
- Controlling dimension: Inches.
- General appearance spec. should be based on final visual inspection spec.



Headquarters

No. 4, Creation Rd. III,

Hsinchu, Taiwan

TEL: 886-3-5770066

FAX: 886-3-5792647

<http://www.winbond.com.tw/>

Voice & Fax-on-demand: 886-2-7197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,

Taipei, Taiwan

TEL: 886-2-7190505

Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,

Kowloon, Hong Kong

TEL: 852-27513100

FAX: 852-27552064

Winbond Electronics North America Corp.

Winbond Memory Lab.

Winbond Microelectronics Corp.

Winbond Systems Lab.

CA 95134, U.S.A.

TEL: 1-408-9436666

FAX: 1-408-9436668

Note: All data and specifications are subject to change without notice.