



3V 64M-BIT SERIAL FLASH MEMORY WITH **DUAL, QUAD SPI**

For Industrial & Industrial Plus Grade

Publication Release Date: March 10, 2021

Revision K



Table of Contents

1.	GEN	ERAL DI	ESCRIPTIONS	4
2.	FEA7	ΓURES		4
3.	PACI	KAGE T	YPES AND PIN CONFIGURATIONS	5
	3.1	Pin C	onfiguration SOIC 208-mil	5
	3.2	Pad C	Configuration WSON 6x5-mm/ 8x6-mm, XSON 4x4-mm	5
	3.3	Pin D	escription SOIC 208-mil, WSON 6x5-mm/ 8x6-mm, XSON 4x4-mm	5
	3.4	Pin C	onfiguration SOIC 300-mil	6
	3.5		escription SOIC 300-mil	
	3.6	Ball C	Configuration TFBGA 8x6-mm (5x5 or 6x4 Ball Array)	7
	3.7		Description TFBGA 5x5 or 8x6-mm	
	3.8		Configuration WLCSP	
	3.9		Description WLCSP12	
4.	PIN [PTIONS	
	4.1	-	Select (/CS)	
	4.2		Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)	
	4.3		Protect (WP)	
	4.4		O (/HOLD)	
	4.5		l Clock (CLK)	
	4.6		t (/RESET) ⁽¹⁾	
5.			GRAM	
6.			L DESCRIPTIONS	
	6.1		lard SPI Instructions	
	6.2		SPI Instructions	
	6.3		SPI Instructions	
	6.4		are Reset & Hardware /RESET pin	
	6.5		Protection	
_	074		Write Protect Features	
7.			D CONFIGURATION REGISTERS	
	7.1		s Registers	
		7.1.1	3 (,	
			Write Enable Latch (WEL) - Status Only	
			Block Protect Bits (BP2, BP1, BP0) - Volatile/Non-Volatile Writable	
		7.1.4	Top/Bottom Block Protect (TB) - Volatile/Non-Volatile Writable	
		7.1.5	Sector/Block Protect Bit (SEC) - Volatile/Non-Volatile Writable	
		7.1.6	Complement Protect (CMP) - Volatile/Non-Volatile Writable	
		7.1.1	Status Register Protect (SRP, SRL) - Volatile/Non-Volatile Writable	
		7.1.2	Erase/Program Suspend Status (SUS) - Status Only	
		7.1.3	Security Register Lock Bits (LB3, LB2, LB1) - Non-Volatile OTP Writable	
		7.1.4	Quad Enable (QE) - Volatile/Non-Volatile Writable	16
		7.1.5	Write Protect Selection (WPS) - Volatile/Non-Volatile Writable	17
		7.1.6	Output Driver Strength (DRV1, DRV0) - Volatile/Non-Volatile Writable	17

winbond == 7.1.7 7.1.8 7.1.9 8. 8.1.1 8.1.2 8.1.3 8.2 8.2.1 8.2.2 8.2.3 8.2.4 Read Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h)25 8.2.5 Write Status Register-1 (01h), Status Register-2 (31h) & Status Register-3 (11h)26 8.2.6 8.2.7 8.2.8 8.2.9 8.2.10 8.2.11 8.2.12 8.2.13 8.2.14 8.3 8.3.1 8.3.2 8.3.3 Chip Erase (C7h / 60h)40 Erase / Program Suspend (75h)41 8.3.4 Erase / Program Resume (7Ah).......42 8.3.5 8.3.6 8.3.7 Release Power-down / Device ID (ABh)44 8.3.8 Read Manufacturer / Device ID (90h)45 Read Manufacturer / Device ID Dual I/O (92h)46 8.3.9 8.3.10 Read Manufacturer / Device ID Quad I/O (94h)......47 8.3.11 8.3.12 8.3.13 Read SFDP Register (5Ah)......50 8.3.14 Erase Security Registers (44h)51 8.3.15 Read Security Registers (48h)53 8.3.16 8.3.18 Individual Block/Sector Lock (36h)......54 Individual Block/Sector Unlock (39h)55 8.3.19 8.3.20 8.3.21

W25Q64JV

winbond . 8.3.22 8.3.23 9. 9.1 9.2 Power-Up Power-Down Timing and Requirements60 9.3 9.4 DC Electrical Characteristics-.....61 9.5 9.6 9.7 Serial Output Timing65 9.8 9.9 10. 10.1 8-Pad WSON 6x5-mm (Package Code ZP)67 10.2 8-Pad WSON 8x6mm (Package Code ZE)68 10.3 10.4 8-Pad XSON 4x4x0.45-mm (Package Code XG)69 16-Pin SOIC 300-mil (Package Code SF)......70 10.5 24-Ball TFBGA 8x6-mm (Package Code TB, 5x5 Ball Array)......71 10.7 10.8 24-Ball TFBGA 8x6-mm (Package Code TC, 6x4 ball array)......72 12-Ball WLCSP (Package Code BY)......73 10.9 11. Valid Part Numbers and Top Side Marking......75 12. REVISION HISTORY......77



1. GENERAL DESCRIPTIONS

The W25Q64JV (64M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data. The device operates on 2.7V to 3.6V power supply with current consumption as low as 1µA for power-down. All devices are offered in space-saving packages.

The W25Q64JV array is organized into 32,768 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q64JV has 2,048 erasable sectors and 128 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage. (See Figure 2.)

The W25Q64JV supports the standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI: Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2 and I/O3. SPI clock frequencies of W25Q64JV of up to 133MHz are supported allowing equivalent clock rates of 266MHz (133MHz x 2) for Dual I/O and 532MHz (133MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O. These transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories.

Additionally, the device supports JEDEC standard manufacturer and device ID, and a 64-bit Unique Serial Number and three 256-bytes Security Registers.

- 4 -

2. FEATURES

New Family of SpiFlash Memories

- W25Q64JV: 64M-bit / 8M-byte
- Standard SPI: CLK, /CS, DI, DO
- Dual SPI: CLK, /CS, IO₀, IO₁
- Quad SPI: CLK, /CS, IO₀, IO₁, IO₂, IO₃
- Software & Hardware Reset(1)

• Highest Performance Serial Flash

- 133MHz Single, Dual/Quad SPI clocks
- 266/532MHz equivalent Dual/Quad SPI
- Min. 100K Program-Erase cycles per sector
- More than 20-year data retention

• Low Power, Wide Temperature Range

- Single 2.7 to 3.6V supply
- <1µA Power-down (typ.)</p>
- -40°C to +85°C operating range
- -40°C to +105°C operating range

• Flexible Architecture with 4KB sectors

- Uniform Sector/Block Erase (4K/32K/64K-Byte)
- Program 1 to 256 byte per programmable page
- Erase/Program Suspend & Resume

Advanced Security Features

- Software and Hardware Write-Protect
- Special OTP protection
- Top/Bottom. Complement array protection
- Individual Block/Sector array protection
- 64-Bit Unique ID for each device
- Discoverable Parameters (SFDP) Register
- 3X256-Bytes Security Registers
- Volatile & Non-volatile Status Register Bits

Space Efficient Packaging

- 8-pin SOIC 208-mil
- 8-pad WSON 6x5-mm/8x6-mm
- 16-pin SOIC 300-mil
- 8-pad XSON 4x4-mm
- 24-ball TFBGA 8x6-mm (6x4 ball array)
- 24-ball TFBGA 8x6-mm (6x4/5x5 ball array)
- 12-ball WLCSP
- Contact Winbond for KGD and other options

Note: 1. Hardware /RESET pin is only available on TFBGA or SOIC16 packages



3. PACKAGE TYPES AND PIN CONFIGURATIONS

3.1 Pin Configuration SOIC 208-mil




Figure 1a. W25Q64JV Pin Assignments, 8-pin SOIC 208-mil (Package Code SS)

3.2 Pad Configuration WSON 6x5-mm/ 8x6-mm, XSON 4x4-mm




Figure 1b. W25Q64JV Pad Assignments, 8-pad WSON 6x5-mm/8x6 (Package Code ZP, ZE)

3.3 Pin Description SOIC 208-mil, WSON 6x5-mm/ 8x6-mm, XSON 4x4-mm

PAD NO.	PAD NAME	I/O	FUNCTION
1	/CS	I	Chip Select Input
2	DO (IO1)	I/O	Data Output (Data Input Output 1) ⁽¹⁾
3	WP (IO2)	I/O	Write Protect Input (Data Input Output 2)(2)
4	GND		Ground
5	DI (IO0)	I/O	Data Input (Data Input Output 0) ⁽¹⁾
6	CLK	I	Serial Clock Input
7	/HOLD or /RESET (IO3)	I/O	Hold or Reset Input (Data Input Output 3)(2)
8	VCC		Power Supply

Notes:

- 1. IO0 and IO1 are used for Standard and Dual SPI instructions
- 2. IO0 IO3 are used for Quad SPI instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI.



Pin Configuration SOIC 300-mil




Figure 1c. W25Q64JV Pin Assignments, 16-pin SOIC 300-mil (Package Code SF)

Pin Description SOIC 300-mil 3.5

PIN NO.	PIN NAME	I/O	FUNCTION
1	/HOLD or /RESET (IO3)	I/O	Hold or Reset Input (Data Input Output 3)(2)
2	VCC		Power Supply
3	/RESET	I	Reset Input ⁽³⁾
4	N/C		No Connect
5	N/C		No Connect
6	N/C		No Connect
7	/CS	I	Chip Select Input
8	DO (IO1)	I/O	Data Output (Data Input Output 1) ⁽¹⁾
9	/WP (IO2)	I/O	Write Protect Input (Data Input Output 2)(2)
10	GND		Ground
11	N/C		No Connect
12	N/C		No Connect
13	N/C		No Connect
14	N/C		No Connect
15	DI (IO0)	I/O	Data Input (Data Input Output 0)(1)
16	CLK	I	Serial Clock Input

- 1. IO0 and IO1 are used for Standard and Dual SPI instructions.
- 2. IO0 IO3 are used for Quad SPI instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI.
- 3. The /RESET pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, this pin can be left floating or connected to VCC in the system.



3.6 Ball Configuration TFBGA 8x6-mm (5x5 or 6x4 Ball Array)




Figure 1d. W25Q64JV Ball Assignments, 24-ball TFBGA 8x6-mm (Package Code TB/TC)

3.7 Ball Description TFBGA 5x5 or 8x6-mm

BALL NO.	PIN NAME	I/O	FUNCTION
A4	/RESET	Ι	Reset Input ⁽³⁾
B2	CLK	_	Serial Clock Input
В3	GND		Ground
B4	VCC		Power Supply
C2	/CS	Ι	Chip Select Input
C4	WP (IO2)	1/0	Write Protect Input (Data Input Output 2)(2)
D2	DO (IO1)	I/O	Data Output (Data Input Output 1) ⁽¹⁾
D3	DI (IO0)	1/0	Data Input (Data Input Output 0) ⁽¹⁾
D4	/HOLD (IO3)	I/O	Hold or Reset Input (Data Input Output 3)(2)
Multiple	NC		No Connect

- 1. IO0 and IO1 are used for Standard and Dual SPI instructions
- 2. IO0 IO3 are used for Quad SPI instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI.
- 3. The /RESET pin is a dedicated hardware reset pin regardless of device settings or operation states. If the hardware reset function is not used, this pin can be left floating or connected to VCC in the system



Ball Configuration WLCSP




Figure 1e. W25Q64JV Ball Assignments, 12-ball WLCSP (Package Code BY)

Ball Description WLCSP12 3.9

BALL NO.	PIN NAME	I/O	FUNCTION
B2	VCC		Power Supply
В3	/CS	I	Chip Select Input
C2	C2 /HOLD or /RESET (IO3)		Hold Input or /RESET (Data Input Output 3)(2)
C3	DO (IO1)	I/O	Data Output (Data Input Output 1) ⁽¹⁾
D2	CLK	I	Serial Clock Input
D3	WP (IO2)	I/O	Write Protect Input (Data Input Output 2)(2)
E2	DI (IO0)	I/O	Data Input (Data Input Output 0) ⁽¹⁾
E3	GND		Ground

- 1. IO0 and IO1 are used for Standard and Dual SPI instructions
- IO0 IO3 are used for Quad SPI instructions, /HOLD (or /RESET) function is only available for Standard/Dual SPI.



4. PIN DESCRIPTIONS

4.1 Chip Select (/CS)

The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high the device is deselected and the Serial Data Output (DO, or IO0, IO1, IO2, IO3) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or write status register cycle is in progress. When /CS is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, /CS must transition from high to low before a new instruction will be accepted. The /CS input must track the VCC supply level at power-up and power-down (see "Write Protection" and Figure 58). If needed a pull-up resister on the /CS pin can be used to accomplish this.

4.2 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)

The W25Q64JV supports standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge of CLK.

Dual and Quad SPI instructions use the bidirectional IO pins to serially write instructions, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and the /HOLD pin becomes IO3.

4.3 Write Protect (/WP)

The Write Protect (/WP) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (CMP, SEC, TB, BP2, BP1 and BP0) bits and Status Register Protect (SRP) bits, a portion as small as a 4KB sector or the entire memory array can be hardware protected. The /WP pin is active low.

4.4 HOLD (/HOLD)

The /HOLD pin allows the device to be paused while it is actively selected. When /HOLD is brought low, while /CS is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). When /HOLD is brought high, device operation can resume. The /HOLD function can be useful when multiple devices are sharing the same SPI signals. The /HOLD pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the /HOLD pin function is not available since this pin is used for IO3. See Figure 1a-c for the pin configuration of Quad I/O operation.

4.5 Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Operations")

4.6 Reset (/RESET)(1)

A dedicated hardware /RESET pin is available on SOIC-16 and TFBGA packages. When it's driven low for a minimum period of $\sim 1\mu S$, this device will terminate any external or internal operations and return to its power-on state.

Note:

1. Hardware /RESET pin is available on SOIC-16 or TFBGA; please contact Winbond for this package.



5. BLOCK DIAGRAM




Figure 2. W25Q64JV Serial Flash Memory Block Diagram



6. FUNCTIONAL DESCRIPTIONS

6.1 Standard SPI Instructions

The W25Q64JV is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI instructions use the DI input pin to serially write instructions, addresses or data to the device on the rising edge of CLK. The DO output pin is used to read data or status from the device on the falling edge of CLK.

SPI bus operation Mode 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3 concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0, the CLK signal is normally low on the falling and rising edges of /CS. For Mode 3, the CLK signal is normally high on the falling and rising edges of /CS.

6.2 Dual SPI Instructions

The W25Q64JV supports Dual SPI operation when using instructions such as "Fast Read Dual Output (3Bh)" and "Fast Read Dual I/O (BBh)". These instructions allow data to be transferred to or from the device at two to three times the rate of ordinary Serial Flash devices. The Dual SPI Read instructions are ideal for quickly downloading code to RAM upon power-up (code-shadowing) or for executing non-speed-critical code directly from the SPI bus (XIP). When using Dual SPI instructions, the DI and DO pins become bidirectional I/O pins: IO0 and IO1.

6.3 Quad SPI Instructions

The W25Q64JV supports Quad SPI operation when using instructions such as "Fast Read Quad Output (6Bh)", and "Fast Read Quad I/O (EBh). These instructions allow data to be transferred to or from the device four to six times the rate of ordinary Serial Flash. The Quad Read instructions offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or execution directly from the SPI bus (XIP). When using Quad SPI instructions the DI and DO pins become bidirectional IO0 and IO1, with the additional I/O pins: IO2, IO3. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set.

6.4 Software Reset & Hardware /RESET pin

The W25Q64JV can be reset to the initial power-on state by a software Reset sequence. This sequence must include two consecutive instructions: Enable Reset (66h) & Reset (99h). If the instruction sequence is successfully accepted, the device will take approximately $30\mu S$ (trst) to reset. No instruction will be accepted during the reset period. For the SOIC-16 and TFBGA packages, W25Q64JV provides a dedicated hardware /RESET pin. Drive the /RESET pin low for a minimum period of ~1 μS (trest) will interrupt any on-going external/internal operations and reset the device to its initial power-on state. Hardware /RESET pin has higher priority than other SPI input signals (/CS, CLK, IOs).

Note:

- 1. Hardware /RESET pin is available on SOIC-16 or TFBGA; please contact Winbond for his package.
- 2. While a faster /RESET pulse (as short as a few hundred nanoseconds) will often reset the device, a 1us minimum is recommended to ensure reliable operation.
- 3. There is an internal pull-up resistor for the dedicated /RESET pin on the SOIC-16 and TFBGA-24 package. If the reset function is not needed, this pin can be left floating in the system.



6.5 Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern, the W25Q64JV provides several means to protect the data from inadvertent writes.

6.5.1 Write Protect Features

- Device resets when VCC is below threshold
- Time delay write disable after Power-up
- Write enable/disable instructions and automatic write disable after erase or program
- Software and Hardware (/WP pin) write protection using Status Registers
- Additional Individual Block/Sector Locks for array protection
- Write Protection using Power-down instruction
- Lock Down write protection for Status Register until the next power-up
- One Time Program (OTP) write protection for array and Security Registers using Status Register*
 - * Note: This feature is available upon special flow. Please contact Winbond for details.

Upon power-up or at power-down, the W25Q64JV will maintain a reset condition while VCC is below the threshold value of VWI, (See Power-up Timing and Voltage Levels and Figure 43). While reset, all operations are disabled and no instructions are recognized. During power-up and after the VCC voltage exceeds VWI, all program and erase related instructions are further disabled for a time delay of tPUW. This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write Status Register instructions. Note that the chip select pin (/CS) must track the VCC supply level at power-up until the VCC-min level and tVSL time delay is reached, and it must also track the VCC supply level at power-down to prevent adverse command sequence. If needed a pull-up resister on /CS can be used to accomplish this.

After power-up the device is automatically placed in a write-disabled state with the Status Register Write Enable Latch (WEL) set to a 0. A Write Enable instruction must be issued before a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction will be accepted. After completing a program, erase or write instruction the Write Enable Latch (WEL) is automatically cleared to a write-disabled state of 0.

Software controlled write protection is facilitated using the Write Status Register instruction and setting the Status Register Protect (SRP, SRL) and Block Protect (CMP, TB, BP[3:0]) bits. These settings allow a portion or the entire memory array to be configured as read only. Used in conjunction with the Write Protect (/WP) pin, changes to the Status Register can be enabled or disabled under hardware control. See Status Register section for further information. Additionally, the Power-down instruction offers an extra level of write protection as all instructions are ignored except for the Release Power-down instruction.

The W25Q64JV also provides another Write Protect method using the Individual Block Locks. Each 64KB block (except the top and bottom blocks, total of 126 blocks) and each 4KB sector within the top/bottom blocks (total of 32 sectors) are equipped with an Individual Block Lock bit. When the lock bit is 0, the corresponding sector or block can be erased or programmed; when the lock bit is set to 1, Erase or Program commands issued to the corresponding sector or block will be ignored. When the device is powered on, all Individual Block Lock bits will be 1, so the entire memory array is protected from Erase/Program. An "Individual Block Unlock (39h)" instruction must be issued to unlock any specific sector or block.

The WPS bit in Status Register-3 is used to decide which Write Protect scheme should be used. When WPS=0 (factory default), the device will only utilize CMP, SEC, TB, BP[2:0] bits to protect specific areas of the array; when WPS=1, the device will utilize the Individual Block Locks for write protection.



7. STATUS AND CONFIGURATION REGISTERS

Three Status and Configuration Registers are provided for W25Q64JV. The Read Status Register-1/2/3 instructions can be used to provide status on the availability of the flash memory array, whether the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status, Erase/Program Suspend status, output driver strength, power-up. The Write Status Register instruction can be used to configure the device write protection features, Quad SPI setting, Security Register OTP locks, and output driver strength. Write access to the Status Register is controlled by the state of the non-volatile Status Register Protect bits (SRL), the Write Enable instruction, and during Standard/Dual SPI operations

7.1 Status Registers




Figure 4a. Status Register-1

7.1.1 Erase/Write In Progress (BUSY) - Status Only

BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register or Erase/Program Security Register instruction. During this time the device will ignore further instructions except for the Read Status Register and Erase/Program Suspend instruction (see tw, tpp, tse, tbe, and tce in AC Characteristics). When the program, erase or write status/security register instruction has completed, the BUSY bit will be cleared to a 0 state indicating the device is ready for further instructions.

7.1.2 Write Enable Latch (WEL) - Status Only

Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to 1 after executing a Write Enable Instruction. The WEL status bit is cleared to 0 when the device is write disabled. A write disable state occurs upon power-up or after any of the following instructions: Write Disable, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Erase Security Register and Program Security Register.

7.1.3 Block Protect Bits (BP2, BP1, BP0) - Volatile/Non-Volatile Writable

The Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (S4, S3, and S2) that provide Write Protection control and status. Block Protect bits can be set using the Write Status Register Instruction (see tw in AC characteristics). All, none or a portion of the memory array can be protected from Program and Erase instructions (see Status Register Memory Protection table). The factory default setting for the Block Protection Bits is 0, none of the array protected.



7.1.4 Top/Bottom Block Protect (TB) - Volatile/Non-Volatile Writable

The non-volatile Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction depending on the state of the SRP/SRL and WEL bits.

7.1.5 Sector/Block Protect Bit (SEC) - Volatile/Non-Volatile Writable

The non-volatile Sector/Block Protect bit (SEC) controls if the Block Protect Bits (BP2, BP1, BP0) protect either 4KB Sectors (SEC=1) or 64KB Blocks (SEC=0) in the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The default setting is SEC=0.

7.1.6 Complement Protect (CMP) - Volatile/Non-Volatile Writable

The Complement Protect bit (CMP) is a non-volatile read/write bit in the status register (S14). It is used in conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For instance, when CMP=0, a top 64KB block can be protected while the rest of the array is not; when CMP=1, the top 64KB block will become unprotected while the rest of the array become read-only. Please refer to the Status Register Memory Protection table for details. The default setting is CMP=0.



7.1.1 Status Register Protect (SRP, SRL) - Volatile/Non-Volatile Writable

Three Status and Configuration Registers are provided for W25Q64JV. The Read Status Register-1/2/3 instructions can be used to provide status on the availability of the flash memory array, whether the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status, Erase/Program Suspend status, and output driver strength, The Write Status Register instruction can be used to configure the device write protection features, Quad SPI setting, Security Register OTP locks, output driver. Write access to the Status Register is controlled by the state of the non-volatile Status Register Protect bits (SRP, SRL), the Write Enable instruction, and during Standard/Dual SPI operations, the /WP pin.

SRL	SRP	/WP	Status Register	Description
0	0	Х	Software Protection	/WP pin has no control. The Status register can be written to after a Write Enable instruction, WEL=1. [Factory Default]
0	1	0	Hardware Protected	When /WP pin is low the Status Register locked and cannot be written to.
0	1	1	Hardware Unprotected	When /WP pin is high the Status register is unlocked and can be written to after a Write Enable instruction, WEL=1.
1	Х	Х	Power Supply Lock-Down	Status Register is protected and cannot be written to again until the next power-down, power-up cycle. ⁽¹⁾
1	Х	х	One Time Program ⁽²⁾	Status Register is permanently protected and cannot be written to. (enabled by adding prefix command AAh, 55h)

- 1. When SRL =1, a power-down, power-up cycle will change SRL =0 state.
- 2. Please contact Winbond for details regarding the special instruction sequence.

TERMS Winbond SS




Figure 4b. Status Register-2

7.1.2 Erase/Program Suspend Status (SUS) - Status Only

The Suspend Status bit is a read only bit in the status register (S15) that is set to 1 after executing a Erase/Program Suspend (75h) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume (7Ah) instruction as well as a power-down, power-up cycle.

7.1.3 Security Register Lock Bits (LB3, LB2, LB1) – Non-Volatile OTP Writable

The Security Register Lock Bits (LB3, LB2, LB1) are non-volatile One Time Program (OTP) bits in Status Register (S13, S12, S11) that provide the write protect control and status to the Security Registers. The default state of LB3-1 is 0, Security Registers are unlocked. LB3-1 can be set to 1 individually using the Write Status Register instruction. LB3-1 are One Time Programmable (OTP), once it's set to 1, the corresponding 256-Byte Security Register will become read-only permanently.

7.1.4 Quad Enable (QE) - Volatile/Non-Volatile Writable

The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that enables Quad SPI operation. When the QE bit is set to a 0 state (factory default for part numbers with ordering options "IM" & "JM"), the /HOLD are enabled, the device operates in Standard/Dual SPI modes. When the QE bit is set to a 1 (factory fixed default for part numbers with ordering options "IQ/IN" & "JQ"), the Quad IO2 and IO3 pins are enabled, and /HOLD function is disabled, the device operates in Standard/Dual/Quad SPI modes.




Figure 4c. Status Register-3

7.1.5 Write Protect Selection (WPS) - Volatile/Non-Volatile Writable

The WPS bit is used to select which Write Protect scheme should be used. When WPS=0, the device will use the combination of CMP, SEC, TB, BP[2:0] bits to protect a specific area of the memory array. When WPS=1, the device will utilize the Individual Block Locks to protect any individual sector or blocks. The default value for all Individual Block Lock bits is 1 upon device power on or after reset.

7.1.6 Output Driver Strength (DRV1, DRV0) - Volatile/Non-Volatile Writable

The DRV1 & DRV0 bits are used to determine the output driver strength for the Read operations.

DRV1, DRV0	Driver Strength			
0, 0	100%			
0, 1	75% ⁽¹⁾			
1, 0	50%			
1, 1	25%(2)			

Notes:

- 1. Factory default for part numbers with ordering options "IN"
- 2. Factory default for part numbers with ordering options "IQ".

7.1.7 Reserved Bits - Non Functional

There are a few reserved Status Register bits that may be read out as a "0" or "1". It is recommended to ignore the values of those bits. During a "Write Status Register" instruction, the Reserved Bits can be written as "0", but there will not be any effects.



7.1.8 Status Register Memory Protection (WPS = 0, CMP = 0)

S	TATU	S REG	ISTER	(1)	W25Q64JV (64M-BIT) MEMORY PROTECTION ⁽³⁾					
SEC	тв	BP2	BP1	BP0	PROTECTED BLOCK(S)	PROTECTED ADDRESSES	PROTECTED DENSITY	PROTECTED PORTION ⁽²⁾		
Х	Х	0	0	0	NONE	NONE	NONE	NONE		
0	0	0	0	1	126 and 127	7E0000h – 7FFFFh	128KB	Upper 1/64		
0	0	0	1	0	124 thru 127	7C0000h – 7FFFFh	256KB	Upper 1/32		
0	0	0	1	1	120 thru 127	780000h – 7FFFFh	512KB	Upper 1/16		
0	0	1	0	0	112 thru 127	700000h – 7FFFFh	1MB	Upper 1/8		
0	0	1	0	1	96 thru 127	600000h – 7FFFFh	2MB	Upper 1/4		
0	0	1	1	0	64 thru 127	400000h – 7FFFFFh	4MB	Upper 1/2		
0	1	0	0	1	0 and 1	000000h – 01FFFFh	128KB	Lower 1/64		
0	1	0	1	0	0 thru 3	000000h – 03FFFFh	256KB	Lower 1/32		
0	1	0	1	1	0 thru 7	000000h – 07FFFFh 512KB		Lower 1/16		
0	1	1	0	0	0 thru 15	000000h – 0FFFFh	1MB	Lower 1/8		
0	1	1	0	1	0 thru 31	000000h – 1FFFFFh 2MB		Lower 1/4		
0	1	1	1	0	0 thru 63	000000h – 3FFFFFh	4MB	Lower 1/2		
Х	Х	1	1	1	0 thru 127	000000h – 7FFFFh	8MB	ALL		
1	0	0	0	1	127	7FF000h – 7FFFFFh	4KB	U – 1/2048		
1	0	0	1	0	127	7FE000h – 7FFFFFh	8KB	U – 1/1024		
1	0	0	1	1	127	7FC000h – 7FFFFFh	16KB	U – 1/512		
1	0	1	0	Х	127	7F8000h – 7FFFFFh	32KB	U – 1/256		
1	1	0	0	1	0	000000h – 000FFFh	4KB	L – 1/2048		
1	1	0	1	0	0	000000h – 001FFFh	8KB	L - 1/1024		
1	1	0	1	1	0	000000h – 003FFFh	16KB	L – 1/512		
1	1	1	0	Х	0	000000h – 007FFFh	32KB	L – 1/256		

- 3. X = don't care4. L = Lower; U = Upper
- 5. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.



7.1.9 Status Register Memory Protection (WPS = 0, CMP = 1)

s	TATU	S REGI	STER ⁽¹⁾)	W25Q64JV (64M-BIT) MEMORY PROTECTION ⁽³⁾					
SEC	ТВ	BP2	BP1	BP0	PROTECTED BLOCK(S)	PROTECTED ADDRESSES	PROTECTED DENSITY	PROTECTED PORTION ⁽²⁾		
Х	Χ	0	0	0	0 thru 127	000000h – 7FFFFh	8MB	ALL		
0	0	0	0	1	0 thru 125	000000h – 7DFFFFh	8,064KB	Lower 63/64		
0	0	0	1	0	0 thru 123	000000h – 7BFFFFh	7,936KB	Lower 31/32		
0	0	0	1	1	0 thru 119	000000h – 77FFFFh	7,680KB	Lower 15/16		
0	0	1	0	0	0 thru 111	000000h – 6FFFFh	7MB	Lower 7/8		
0	0	1	0	1	0 thru 95	000000h – 5FFFFFh	5MB	Lower 3/4		
0	0	1	1	0	0 thru 63	000000h – 3FFFFFh	4MB	Lower 1/2		
0	1	0	0	1	2 thru 127	020000h – 7FFFFFh	8,064KB	Upper 63/64		
0	1	0	1	0	4 thru 127	040000h – 7FFFFFh	7,936KB	Upper 31/32		
0	1	0	1	1	8 thru 127	080000h – 7FFFFFh	7,680KB	Upper 15/16		
0	1	1	0	0	16 thru 127	100000h – 7FFFFFh	7MB	Upper 7/8		
0	1	1	0	1	32 thru 127	200000h – 7FFFFh	5MB	Upper 3/4		
0	1	1	1	0	64 thru 127	400000h – 7FFFFh	4MB	Upper 1/2		
Х	Χ	1	1	1	NONE	NONE	NONE	NONE		
1	0	0	0	1	0 thru 127	000000h – 7FEFFFh	8,188KB	L - 2047/2048		
1	0	0	1	0	0 thru 127	000000h – 7FDFFFh	8,184KB	L - 1023/1024		
1	0	0	1	1	0 thru 127	000000h – 7FBFFFh	8,176KB	L – 511/512		
1	0	1	0	Х	0 thru 127	000000h – 7F7FFFh	8,160KB	L – 255/256		
1	1	0	0	1	0 thru 127	001000h – 7FFFFFh	8,188KB	L – 2047/2048		
1	1	0	1	0	0 thru 127	002000h – 7FFFFFh	8,184KB	L - 1023/1024		
1	1	0	1	1	0 thru 127	004000h – 7FFFFFh	8,176KB	L – 511/512		
1	1	1	0	Х	0 thru 127	008000h – 7FFFFFh	8,160KB	L – 255/256		

- X = don't care
 L = Lower; U = Upper
 If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored.



7.1.10 Individual Block Memory Protection (WPS=1)




Figure 4d. Individual Block/Sector Locks

- 1. Individual Block/Sector protection is only valid when WPS=1.
- 2. All individual block/sector lock bits are set to 1 by default after power up, all memory array is protected.



8. INSTRUCTIONS

The Standard/Dual/Quad SPI instruction set of the W25Q64JV consists of 48 basic instructions that are fully controlled through the SPI bus (see Instruction Set Table1-2). Instructions are initiated with the falling edge of Chip Select (/CS). The first byte of data clocked into the DI input provides the instruction code. Data on the DI input is sampled on the rising edge of clock with most significant bit (MSB) first.

Instructions vary in length from a single byte to several bytes and may be followed by address bytes, data bytes, dummy bytes (don't care), and in some cases, a combination. Instructions are completed with the rising edge of edge /CS. Clock relative timing diagrams for each instruction are included in Figures 5 through 57. All read instructions can be completed after any clocked bit. However, all instructions that Write, Program or Erase must complete on a byte boundary (/CS driven high after a full 8-bits have been clocked) otherwise the instruction will be ignored. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register will be ignored until the program or erase cycle has completed.

8.1 Device ID and Instruction Set Tables

8.1.1 Manufacturer and Device Identification

MANUFACTURER ID	(MF7 - MF0)	
Winbond Serial Flash	EFh	
Device ID	(ID7 - ID0)	(ID15 - ID0)
Instruction	ABh, 90h, 92h, 94h	9Fh
W25Q64JV-IQ/JQ	16h	4017h
W25Q64JV-IM/JM*	16h	7017h

Note: For DTR, QPI supporting, please refer to W25Q64JV-M DTR datasheet.



						W250	Q64JV
8.1.2Instruction Se		_	_		_	VV 25 V	20 10 1
		WI	nh	$\pi\pi$			
8.1.2Instruction Se	t Table 1	(Standard S	SPI Instruct	ions) ⁽¹⁾			
Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Number of Clock ₍₁₋₁₋₁₎	8	8	8	8	8	8	8
Write Enable	06h				•		
Volatile SR Write Enable	50h						
Write Disable	04h						
Release Power-down / ID	ABh	Dummy	Dummy	Dummy	(ID7-ID0) ⁽²⁾		
Manufacturer/Device ID	90h	Dummy	Dummy	00h	(MF7-MF0)	(ID7-ID0)	
JEDEC ID	9Fh	(MF7-MF0)	(ID15-ID8)	(ID7-ID0)			
Read Unique ID	4Bh	Dummy	Dummy	Dummy	Dummy	(UID63-0)	
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)		
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	Dummy	(D7-D0)	
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0 ⁽³⁾	
Sector Erase (4KB)	20h	A23-A16	A15-A8	A7-A0			
Block Erase (32KB)	52h	A23-A16	A15-A8	A7-A0			
Block Erase (64KB)	D8h	A23-A16	A15-A8	A7-A0			
Chip Erase	C7h/60h				1		
Read Status Register-1	05h	(S7-S0) ⁽²⁾					
Write Status Register-1(4)	01h	(S7-S0) ⁽⁴⁾					
Read Status Register-2	35h	(S15-S8) ⁽²⁾					
Write Status Register-2	31h	(S15-S8)					
Read Status Register-3	15h	(S23-S16) ⁽²⁾					
Write Status Register-3	11h	(S23-S16)					
Read SFDP Register	5Ah	00h	00h	A7-A0	dummy	(D7-0)	
Erase Security Register ⁽⁵⁾	44h	A23-A16	A15-A8	A7-A0			
Program Security Register ⁽⁵⁾	42h	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0 ⁽³⁾	
Read Security Register ⁽⁵⁾	48h	A23-A16	A15-A8	A7-A0	Dummy	(D7-D0)	
Global Block Lock	7Eh						
Global Block Unlock	98h						
Read Block Lock	3Dh	A23-A16	A15-A8	A7-A0	(L7-L0)		
Individual Block Lock	36h	A23-A16	A15-A8	A7-A0			
Individual Block Unlock	39h	A23-A16	A15-A8	A7-A0			
Erase / Program Suspend	75h						
Erase / Program Resume	7Ah						
Power-down	B9h						
Enable Reset	66h						
Reset Device	99h						



8.1.3 Instruction Set Table 2 (Dual/Quad SPI Instructions)(1)

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Number of Clock ₍₁₋₁₋₂₎	8	8	8	8	4	4	4	4	4
Fast Read Dual Output	3Bh	A23-A16	A15-A8	A7-A0	Dummy	Dummy	(D7-D0) ⁽⁷⁾		
Number of Clock(1-2-2)	8	4	4	4	4	4	4	4	4
Fast Read Dual I/O	BBh	A23-A16 ⁽⁶⁾	A15-A8 ⁽⁶⁾	A7-A0 ⁽⁶⁾	Dummy ⁽¹¹⁾	(D7-D0) ⁽⁷⁾			
Mftr./Device ID Dual I/O	92h	A23-A16 ⁽⁶⁾	A15-A8 ⁽⁶⁾	00(6)	Dummy ⁽¹¹⁾	(MF7-MF0)	(ID7-ID0) ⁽⁷⁾		
Number of Clock(1-1-4)	8	8	8	8	2	2	2	2	2
Quad Input Page Program	32h	A23-A16	A15-A8	A7-A0	(D7-D0) ⁽⁹⁾	(D7-D0) ⁽³⁾			
Fast Read Quad Output	6Bh	A23-A16	A15-A8	A7-A0	Dummy	Dummy	Dummy	Dummy	(D7-D0) ⁽¹⁰⁾
Number of Clock(1-4-4)	8	2 ⁽⁸⁾	2 ⁽⁸⁾	2 ⁽⁸⁾	2	2	2	2	2
Mftr./Device ID Quad I/O	94h	A23-A16	A15-A8	00	Dummy ⁽¹¹⁾	Dummy	Dummy	(MF7-MF0)	(ID7-ID0)
Fast Read Quad I/O	EBh	A23-A16	A15-A8	A7-A0	Dummy ⁽¹¹⁾	Dummy	Dummy	(D7-D0)	
Set Burst with Wrap	77h	Dummy	Dummy	Dummy	W8-W0				

- Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data output from the device on either 1, 2 or 4 IO pins.
- 2. The Status Register contents and Device ID will repeat continuously until /CS terminates the instruction.
- 3. At least one byte of data input is required for Page Program, Quad Page Program and Program Security Registers, up to 256 bytes of data input. If more than 256 bytes of data are sent to the device, the addressing will wrap to the beginning of the page and overwrite previously sent data.
- 4. Write Status Register-1 (01h) can also be used to program Status Register-1&2, see section 8.2.5.
- Security Register Address:

```
Security Register 1: A23-16 = 00h; A15-8 = 10h; A7-0 = byte address
Security Register 2: A23-16 = 00h; A15-8 = 20h; A7-0 = byte address
Security Register 3: A23-16 = 00h; A15-8 = 30h; A7-0 = byte address
```

Dual SPI address input format:

```
IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0
IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1
```

Dual SPI data output format:

Quad SPI address input format:

Quad SPI data input/output format:

10. Fast Read Quad I/O data output format:

```
IO0 = (x, x, x, x, D4, D0, D4, D0)
IO1 = (x, x, x, x, D5, D1, D5, D1)
IO2 = (x, x, x, x, D6, D2, D6, D2)
IO3 = (x, x, x, x, D7, D3, D7, D3)
```

11. The first dummy is M7-M0 should be set to Fxh

Set Burst with Wrap input format:

100 = x, x, x, x, x, x, W4, xIO1 = x, x, x, x, x, x, W5, x102 = x, x, x, x, x, x, W6, x103 = x, x, x, x, x, x, x, x



8.2 Instruction Descriptions

8.2.1 Write Enable (06h)

The Write Enable instruction (Figure 5) sets the Write Enable Latch (WEL) bit in the Status Register to a 1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction. The Write Enable instruction is entered by driving /CS low, shifting the instruction code "06h" into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high.




Figure 5. Write Enable Instruction for SPI Mode

8.2.2 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits described in section 7.1 can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction. Write Enable for Volatile Status Register instruction (Figure 6) will not set the Write Enable Latch (WEL) bit, it is only valid for the Write Status Register instruction to change the volatile Status Register bit values.




Figure 6. Write Enable for Volatile Status Register Instruction for SPI Mode)



8.2.3 Write Disable (04h)

The Write Disable instruction (Figure 7) resets the Write Enable Latch (WEL) bit in the Status Register to a 0. The Write Disable instruction is entered by driving /CS low, shifting the instruction code "04h" into the DI pin and then driving /CS high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Erase/Program Security Registers, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase and Reset instructions.




Figure 7. Write Disable Instruction for SPI Mode

8.2.4 Read Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h)

The Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is entered by driving /CS low and shifting the instruction code "05h" for Status Register-1, "35h" for Status Register-2 or "15h" for Status Register-3 into the DI pin on the rising edge of CLK. The status register bits are then shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 8. Refer to section 7.1 for Status Register descriptions.

The Read Status Register instruction may be used at any time, even while a Program, Erase or Write Status Register cycle is in progress. This allows the BUSY status bit to be checked to determine when the cycle is complete and if the device can accept another instruction. The Status Register can be read continuously, as shown in Figure 8. The instruction is completed by driving /CS high.




Figure 8. Read Status Register Instruction



8.2.5 Write Status Register-1 (01h), Status Register-2 (31h) & Status Register-3 (11h)

The Write Status Register instruction allows the Status Registers to be written. The writable Status Register bits include:SEC, TB, BP[2:0] in Status Register-1; CMP, LB[3:1], QE, SRL in Status Register-2; DRV1, DRV0, WPS in Status Register-3. All other Status Register bit locations are read-only and will not be affected by the Write Status Register instruction. LB[3:1] are non-volatile OTP bits, once it is set to 1, it cannot be cleared to 0.

To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have been executed for the device to accept the Write Status Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the instruction code "01h/31h/11h", and then writing the status register data byte as illustrated in Figure 9a.

To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0). However, SRL and LB[3:1] cannot be changed from "1" to "0" because of the OTP protection for these bits. Upon power off or the execution of a Software/Hardware Reset, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored.

During non-volatile Status Register write operation (06h combined with 01h/31h/11h), after /CS is driven high, the self-timed Write Status Register cycle will commence for a time duration of tw (See AC Characteristics). While the Write Status Register cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle and a 0 when the cycle is finished and ready to accept other instructions again. After the Write Status Register cycle has finished, the Write Enable Latch (WEL) bit in the Status Register will be cleared to 0.

During volatile Status Register write operation (50h combined with 01h/31h/11h), after /CS is driven high, the Status Register bits will be refreshed to the new values within the time period of tSHSL2 (See AC Characteristics). BUSY bit will remain 0 during the Status Register bit refresh period.

Refer to section 7.1 for Status Register descriptions.




Figure 9a. Write Status Register-1/2/3 Instruction

massa winbond sassas

The W25Q64JV is also backward compatible to Winbond's previous generations of serial flash memories, in which the Status Register-1&2 can be written using a single "Write Status Register-1 (01h)" command. To complete the Write Status Register-1&2 instruction, the /CS pin must be driven high after the sixteenth bit of data that is clocked in as shown in Figure 9c. If /CS is driven high after the eighth clock, the Write Status Register-1 (01h) instruction will only program the Status Register-1, the Status Register-2 will not be affected (Previous generations will clear CMP and QE bits).




Figure 9c. Write Status Register-1/2 Instruction



8.2.6 Read Data (03h)

The Read Data instruction allows one or more data bytes to be sequentially read from the memory. The instruction is initiated by driving the /CS pin low and then shifting the instruction code "03h" followed by a 24-bit address (A23-A0) into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is automatically incremented to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving /CS high.

The Read Data instruction sequence is shown in Figure 14. If a Read Data instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Data instruction allows clock rates from D.C. to a maximum of fR (see AC Electrical Characteristics).

The Read Data (03h) instruction is only supported in Standard SPI mode.




Figure 14. Read Data Instruction



8.2.7 Fast Read (0Bh)

The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 16. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DO pin is a "don't care".




Figure 16. Fast Read Instruction



8.2.8 Fast Read Dual Output (3Bh)

The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins; IO₀ and IO₁. This allows data to be transferred at twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal for quickly downloading code from Flash to RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Fast Read Dual Output instruction can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 18. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clocks is "don't care". However, the IO₀ pin should be high-impedance prior to the falling edge of the first data out clock.




Figure 18. Fast Read Dual Output Instruction



8.2.9 Fast Read Quad Output (6Bh)

The Fast Read Quad Output (6Bh) instruction is similar to the Fast Read Dual Output (3Bh) instruction except that data is output on four pins, IO₀, IO₁, IO₂, and IO₃. The Quad Enable (QE) bit in Status Register-2 must be set to 1 before the device will accept the Fast Read Quad Output Instruction. The Fast Read Quad Output Instruction allows data to be transferred at four times the rate of standard SPI devices.

The Fast Read Quad Output instruction can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 20. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clocks is "don't care". However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.




Figure 20. Fast Read Quad Output Instruction



8.2.10 Fast Read Dual I/O (BBh)

The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO pins, IO_0 and IO_1 . It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.




Figure 22. Fast Read Dual I/O Instruction (M5-4=Fxh)



8.2.11 Fast Read Quad I/O (EBh)

The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except that address and data bits are input and output through four pins IO₀, IO₁, IO₂ and IO₃ and four Dummy clocks are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.




Figure 24a. Fast Read Quad I/O Instruction (M7-M0 should be set to Fxh)

Fast Read Quad I/O with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Fast Read Quad I/O instruction can also be used to access a specific portion within a page by issuing a "Set Burst with Wrap" (77h) command prior to EBh. The "Set Burst with Wrap" (77h) command can either enable or disable the "Wrap Around" feature for the following EBh commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-byte section of a 256-byte page. The output data starts at the initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until /CS is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands.

The "Set Burst with Wrap" instruction allows three "Wrap Bits", W6-4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-5 are used to specify the length of the wrap around section within a page. Refer to section 8.2.37 for detail descriptions.



8.2.12 Set Burst with Wrap (77h)

In Standard SPI mode, the Set Burst with Wrap (77h) instruction is used in conjunction with "Fast Read Quad I/O" instructions to access a fixed length of 8/16/32/64-byte section within a 256-byte page. Certain applications can benefit from this feature and improve the overall system code execution performance.

Similar to a Quad I/O instruction, the Set Burst with Wrap instruction is initiated by driving the /CS pin low and then shifting the instruction code "77h" followed by 24 dummy bits and 8 "Wrap Bits", W7-0. The instruction sequence is shown in Figure 28. Wrap bit W7 and the lower nibble W3-0 are not used.

W6, W5		W4 = 0		W4 =1 (DEFAULT)	
		Wrap Around	Wrap Length	Wrap Around	Wrap Length
0	0	Yes	8-byte	No	N/A
0	1	Yes	16-byte	No	N/A
1	0	Yes	32-byte	No	N/A
1	1	Yes	64-byte	No	N/A

Once W6-4 is set by a Set Burst with Wrap instruction, the following "Fast Read Quad I/O" instructions will use the W6-4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap instruction should be issued to set W4 = 1. The default value of W4 upon power on or after a software/hardware reset is 1.




Figure 28. Set Burst with Wrap Instruction



8.2.13 **Page Program (02h)**

The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code "02h" followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device. The Page Program instruction sequence is shown in Figure 29.

If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceeds the remaining page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a partial page) can be programmed without having any effect on other bytes within the same page. One condition to perform a partial page program is that the number of clocks cannot exceed the remaining page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the page and overwrite previously sent data.

As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS is driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks.




Figure 29. Page Program Instruction



8.2.14 Quad Input Page Program (32h)

The Quad Page Program instruction allows up to 256 bytes of data to be programmed at previously erased (FFh) memory locations using four pins: IO₀, IO₁, IO₂, and IO₃. The Quad Page Program can improve performance for PROM Programmer and applications that have slow clock speeds <5MHz. Systems with faster clock speed will not realize much benefit for the Quad Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data.

To use Quad Page Program the Quad Enable (QE) bit in Status Register-2 must be set to 1. A Write Enable instruction must be executed before the device will accept the Quad Page Program instruction (Status Register-1, WEL=1). The instruction is initiated by driving the /CS pin low then shifting the instruction code "32h" followed by a 24-bit address (A23-A0) and at least one data byte, into the IO pins. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device. All other functions of Quad Page Program are identical to standard Page Program. The Quad Page Program instruction sequence is shown in Figure 30.




Figure 30. Quad Input Page Program Instruction



8.3 Sector Erase (20h)

The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "20h" followed a 24-bit sector address (A23-A0). The Sector Erase instruction sequence is shown in Figure 31.

The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Sector Erase instruction will not be executed. After /CS is driven high, the self-timed Sector Erase instruction will commence for a time duration of tse (See AC Characteristics). While the Sector Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Sector Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks.




Figure 31. Sector Erase Instruction



8.3.132KB Block Erase (52h)

The Block Erase instruction sets all memory within a specified block (32K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "52h" followed a 24-bit block address (A23-A0). The Block Erase instruction sequence is shown in Figure 32.

The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase instruction will commence for a time duration of tBE1 (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks.




Figure 32. 32KB Block Erase Instruction



8.3.264KB Block Erase (D8h)

The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "D8h" followed a 24-bit block address (A23-A0). The Block Erase instruction sequence is shown in Figure 33.

The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase instruction will commence for a time duration of tbe (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks.




Figure 33. 64KB Block Erase Instruction



8.3.3 Chip Erase (C7h / 60h)

The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "C7h" or "60h". The Chip Erase instruction sequence is shown in Figure 34.

The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase instruction will not be executed. After /CS is driven high, the self-timed Chip Erase instruction will commence for a time duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any memory region is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits or the Individual Block/Sector Locks.




Figure 34. Chip Erase Instruction



8.3.4 Erase / Program Suspend (75h)

The Erase/Program Suspend instruction "75h", allows the system to interrupt a Sector or Block Erase operation or a Page Program operation and then read from or program/erase data to, any other sectors or blocks. The Erase/Program Suspend instruction sequence is shown in Figure 35.

The Write Status Register instruction (01h) and Erase instructions (20h, 52h, D8h, C7h, 60h, 44h) are not allowed during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase operation. If written during the Chip Erase operation, the Erase Suspend instruction is ignored. The Write Status Register instruction (01h) and Program instructions (02h, 32h, 42h) are not allowed during Program Suspend. Program Suspend is valid only during the Page Program or Quad Page Program operation.

The Erase/Program Suspend instruction "75h" will be accepted by the device only if the SUS bit in the Status Register equals to 0 and the BUSY bit equals to 1 while a Sector or Block Erase or a Page Program operation is on-going. If the SUS bit equals to 1 or the BUSY bit equals to 0, the Suspend instruction will be ignored by the device. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the erase or program operation. The BUSY bit in the Status Register will be cleared from 1 to 0 within "tsus" and the SUS bit in the Status Register will be set from 0 to 1 immediately after Erase/Program Suspend. For a previously resumed Erase/Program operation, it is also required that the Suspend instruction "75h" is not issued earlier than a minimum of time of "tsus" following the preceding Resume instruction "7Ah".

Unexpected power off during the Erase/Program suspend state will reset the device and release the suspend state. SUS bit in the Status Register will also reset to 0. The data within the page, sector or block that was being suspended may become corrupted. It is recommended for the user to implement system design techniques against the accidental power interruption and preserve data integrity during erase/program suspend state.




Figure 35. Erase/Program Suspend Instruction



8.3.5 Erase / Program Resume (7Ah)

The Erase/Program Resume instruction "7Ah" must be written to resume the Sector or Block Erase operation or the Page Program operation after an Erase/Program Suspend. The Resume instruction "7Ah" will be accepted by the device only if the SUS bit in the Status Register equals to 1 and the BUSY bit equals to 0. After issued the SUS bit will be cleared from 1 to 0 immediately, the BUSY bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume instruction "7Ah" will be ignored by the device. The Erase/Program Resume instruction sequence is shown in Figure 36.

Resume instruction is ignored if the previous Erase/Program Suspend operation was interrupted by unexpected power off. It is also required that a subsequent Erase/Program Suspend instruction not to be issued within a minimum of time of "tsus" following a previous Resume instruction.




Figure 36. Erase/Program Resume Instruction



8.3.6 Power-down (B9h)

Although the standby current during normal operation is relatively low, standby current can be further reduced with the Power-down instruction. The lower power consumption makes the Power-down instruction especially useful for battery powered applications (See ICC1 and ICC2 in AC Characteristics). The instruction is initiated by driving the /CS pin low and shifting the instruction code "B9h" as shown in Figure 37.

The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Power-down instruction will not be executed. After /CS is driven high, the power-down state will entered within the time duration of tDP (See AC Characteristics). While in the power-down state only the Release Power-down / Device ID (ABh) instruction, which restores the device to normal operation, will be recognized. All other instructions are ignored. This includes the Read Status Register instruction, which is always available during normal operation. Ignoring all but one instruction makes the Power Down state a useful condition for securing maximum write protection. The device always powers-up in the normal operation with the standby current of ICC1.




Figure 37. Deep Power-down Instruction



8.3.7 Release Power-down / Device ID (ABh)

The Release from Power-down / Device ID instruction is a multi-purpose instruction. It can be used to release the device from the power-down state, or obtain the devices electronic identification (ID) number.

To release the device from the power-down state, the instruction is issued by driving the /CS pin low, shifting the instruction code "ABh" and driving /CS high as shown in Figure 38a. Release from power-down will take the time duration of tRES1 (See AC Characteristics) before the device will resume normal operation and other instructions are accepted. The /CS pin must remain high during the tRES1 time duration.

When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the /CS pin low and shifting the instruction code "ABh" followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first. The Device ID value for the W25Q64JV is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The instruction is completed by driving /CS high.

When used to release the device from the power-down state and obtain the Device ID, the instruction is the same as previously described, and shown in Figure 38b, except that after /CS is driven high it must remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will resume normal operation and other instructions will be accepted. If the Release from Power-down / Device ID instruction is issued while an Erase, Program or Write cycle is in process (when BUSY equals 1) the instruction is ignored and will not have any effects on the current cycle.




Figure 38a. Release Power-down Instruction




Figure 38c. Release Power-down / Device ID Instruction



8.3.8 Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code "90h" followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Winbond (EFh) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 39. The Device ID values for the W25Q64JV are listed in Manufacturer and Device Identification table. The instruction is completed by driving /CS high.




Figure 39. Read Manufacturer / Device ID Instruction



8.3.9 Read Manufacturer / Device ID Dual I/O (92h)

The Read Manufacturer / Device ID Dual I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 2x speed.

The Read Manufacturer / Device ID Dual I/O instruction is similar to the Fast Read Dual I/O instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code "92h" followed by a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits two bits per clock. After which, the Manufacturer ID for Winbond (EFh) and the Device ID are shifted out 2 bits per clock on the falling edge of CLK with most significant bits (MSB) first as shown in Figure 40. The Device ID values for the W25Q64JV are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high.




Figure 40. Read Manufacturer / Device ID Dual I/O Instruction

Note:

The "Continuous Read Mode" bits M(7-0) must be set to Fxh to be compatible with Fast Read Dual I/O instruction.



8.3.10 Read Manufacturer / Device ID Quad I/O (94h)

The Read Manufacturer / Device ID Quad I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 4x speed.

The Read Manufacturer / Device ID Quad I/O instruction is similar to the Fast Read Quad I/O instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code "94h" followed by a four clock dummy cycles and then a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits four bits per clock. After which, the Manufacturer ID for Winbond (EFh) and the Device ID are shifted out four bits per clock on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 41. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high.




Figure 41. Read Manufacturer / Device ID Quad I/O Instruction

Note:

The "Continuous Read Mode" bits M(7-0) must be set to Fxh to be compatible with Fast Read Quad I/O instruction.



8.3.11 Read Unique ID Number (4Bh)

The Read Unique ID Number instruction accesses a factory-set read-only 64-bit number that is unique to each W25Q64JV device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the /CS pin low and shifting the instruction code "4Bh" followed by a four bytes of dummy clocks. After which, the 64-bit ID is shifted out on the falling edge of CLK as shown in Figure 42.




Figure 42. Read Unique ID Number Instruction



8.3.12 Read JEDEC ID (9Fh)

For compatibility reasons, the W25Q64JV provides several instructions to electronically determine the identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI compatible serial memories that was adopted in 2003. The instruction is initiated by driving the /CS pin low and shifting the instruction code "9Fh". The JEDEC assigned Manufacturer ID byte for Winbond (EFh) and two Device ID bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 43. For memory type and capacity values refer to Manufacturer and Device Identification table.




Figure 43. Read JEDEC ID Instruction



8.3.13 Read SFDP Register (5Ah)

The W25Q64JV features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register that contains information about device configurations, available instructions and other features. The SFDP parameters are stored in one or more Parameter Identification (PID) tables. Currently only one PID table is specified, but more may be added in the future. The Read SFDP Register instruction is compatible with the SFDP standard initially established in 2010 for PC and other applications, as well as the JEDEC standard JESD216-serials that is published in 2011. Most Winbond SpiFlash Memories shipped after June 2011 (date code 1124 and beyond) support the SFDP feature as specified in the applicable datasheet.

The Read SFDP instruction is initiated by driving the /CS pin low and shifting the instruction code "5Ah" followed by a 24-bit address (A23-A0)⁽¹⁾ into the DI pin. Eight "dummy" clocks are also required before the SFDP register contents are shifted out on the falling edge of the 40th CLK with most significant bit (MSB) first as shown in Figure 44. For SFDP register values and descriptions, please refer to the Winbond Application Note for SFDP Definition Table.

Note 1: A23-A8 = 0; A7-A0 are used to define the starting byte address for the 256-Byte SFDP Register.




Figure 44. Read SFDP Register Instruction Sequence Diagram



8.3.14 Erase Security Registers (44h)

The W25Q64JV offers three 256-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable instruction must be executed before the device will accept the Erase Security Register Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "44h" followed by a 24-bit address (A23-A0) to erase one of the three security registers.

ADDRESS	A23-16	A15-12	A11-8	A7-0
Security Register #1	00h	0001	0000	Don't Care
Security Register #2	00h	0010	0000	Don't Care
Security Register #3	00h	0011	0000	Don't Care

The Erase Security Register instruction sequence is shown in Figure 45. The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the instruction will not be executed. After /CS is driven high, the self-timed Erase Security Register operation will commence for a time duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Erase Security Register cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB3-1) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, Erase Security Register instruction to that register will be ignored (Refer to section 7.1.8 for detail descriptions).




Figure 45. Erase Security Registers Instruction



8.3.15 **Program Security Registers (42h)**

The Program Security Register instruction is similar to the Page Program instruction. It allows from one byte to 256 bytes of security register data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Program Security Register Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code "42h" followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device.

ADDRESS	A23-16	A15-12	A11-8	A7-0
Security Register #1	00h	0001	0000	Byte Address
Security Register #2	00h	0010	0000	Byte Address
Security Register #3	00h	0011	0000	Byte Address

The Program Security Register instruction sequence is shown in Figure 46. The Security Register Lock Bits (LB3-1) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, Program Security Register instruction to that register will be ignored (See 7.1.8, 8.2.25 for detail descriptions).




Figure 46. Program Security Registers Instruction



8.3.16 Read Security Registers (48h)

The Read Security Register instruction is similar to the Fast Read instruction and allows one or more data bytes to be sequentially read from one of the four security registers. The instruction is initiated by driving the /CS pin low and then shifting the instruction code "48h" followed by a 24-bit address (A23-A0) and eight "dummy" clocks into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The byte address is automatically incremented to the next byte address after each byte of data is shifted out. Once the byte address reaches the last byte of the register (byte address FFh), it will reset to address 00h, the first byte of the register, and continue to increment. The instruction is completed by driving /CS high. The Read Security Register instruction sequence is shown in Figure 47. If a Read Security Register instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Security Register instruction allows clock rates from D.C. to a maximum of FR (see AC Electrical Characteristics).

ADDRESS	A23-16	A15-12	A11-8	A7-0
Security Register #1	00h	0001	0000	Byte Address
Security Register #2	00h	0010	0000	Byte Address
Security Register #3	00h	0011	0000	Byte Address




Figure 47. Read Security Registers Instruction



8.3.18 Individual Block/Sector Lock (36h)

The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

To lock a specific block or sector as illustrated in Figure 4d, an Individual Block/Sector Lock command must be issued by driving /CS low, shifting the instruction code "36h" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Individual Block/Sector Lock Instruction (Status Register bit WEL= 1).




Figure 53. Individual Block/Sector Lock Instruction



8.3.19 Individual Block/Sector Unlock (39h)

The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

To unlock a specific block or sector as illustrated in Figure 4d, an Individual Block/Sector Unlock command must be issued by driving /CS low, shifting the instruction code "39h" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Individual Block/Sector Unlock Instruction (Status Register bit WEL= 1).




Figure 54. Individual Block Unlock Instruction



8.3.20 Read Block/Sector Lock (3Dh)

The Individual Block/Sector Lock provides an alternative way to protect the memory array from adverse Erase/Program. In order to use the Individual Block/Sector Locks, the WPS bit in Status Register-3 must be set to 1. If WPS=0, the write protection will be determined by the combination of CMP, SEC, TB, BP[2:0] bits in the Status Registers. The Individual Block/Sector Lock bits are volatile bits. The default values after device power up or after a Reset are 1, so the entire memory array is being protected.

To read out the lock bit value of a specific block or sector as illustrated in Figure 4d, a Read Block/Sector Lock command must be issued by driving /CS low, shifting the instruction code "3Dh" into the Data Input (DI) pin on the rising edge of CLK, followed by a 24-bit address. The Block/Sector Lock bit value will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 55. If the least significant bit (LSB) is 1, the corresponding block/sector is locked; if LSB=0, the corresponding block/sector is unlocked, Erase/Program operation can be performed.




Figure 55. Read Block Lock Instruction



8.3.21 Global Block/Sector Lock (7Eh)

All Block/Sector Lock bits can be set to 1 by the Global Block/Sector Lock instruction. The command must be issued by driving /CS low, shifting the instruction code "7Eh" into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Global Block/Sector Lock Instruction (Status Register bit WEL= 1).




Figure 56. Global Block Lock Instruction for SPI Mode

8.3.22 Global Block/Sector Unlock (98h)

All Block/Sector Lock bits can be set to 0 by the Global Block/Sector Unlock instruction. The command must be issued by driving /CS low, shifting the instruction code "98h" into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high. A Write Enable instruction must be executed before the device will accept the Global Block/Sector Unlock Instruction (Status Register bit WEL= 1).




Figure 57. Global Block Unlock Instruction for SPI Mode



8.3.23 Enable Reset (66h) and Reset Device (99h)

Because of the small package and the limitation on the number of pins, the W25Q64JV provide a software Reset instruction instead of a dedicated RESET pin. Once the Reset instruction is accepted, any on-going internal operations will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Read parameter setting (P7-P0), and Wrap Bit setting (W6-W4).

"Enable Reset (66h)" and "Reset (99h)" instructions can be issued in SPI mode. To avoid accidental reset, both instructions must be issued in sequence. Any other commands other than "Reset (99h)" after the "Enable Reset (66h)" command will disable the "Reset Enable" state. A new sequence of "Enable Reset (66h)" and "Reset (99h)" is needed to reset the device. Once the Reset command is accepted by the device, the device will take approximately tRST=30us to reset. During this period, no command will be accepted.

Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.




Figure 58. Enable Reset and Reset Instruction Sequence



9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings (1)

PARAMETERS	SYMBOL	CONDITIONS	RANGE	UNIT
Supply Voltage	VCC		-0.6 to 4.6	V
Voltage Applied to Any Pin	Vio	Relative to Ground	-0.6 to VCC+0.4	V
Transient Voltage on any Pin	VIOT	<20nS Transient Relative to Ground	-2.0V to VCC+2.0V	V
Storage Temperature	Tstg		-65 to +150	Ô
Lead Temperature	TLEAD		See Note (2)	Ŝ
Electrostatic Discharge Voltage	VESD	Human Body Model(3)	-2000 to +2000	V

Notes:

- 1. This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.
- 2. Compliant with JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substances (RoHS) 2002/95/EU.
- 3. JEDEC Std JESD22-A114A (C1=100pF, R1=1500 ohms, R2=500 ohms).

9.2 Operating Ranges

PARAMETER	SYMBOL	CONDITIONS	SP	EC	UNIT
PARAMETER SYMBC		CONDITIONS	MIN	MAX	UNIT
0 1 - V - 1 ((1)		$F_R = 133MHz$, $f_R = 50MHz$	3.0	3.6	V
Supply Voltage ⁽¹⁾	VCC	$F_R = 104MHz$, $f_R = 50MHz$	2.7	3.0	V
Ambient Temperature,		Industrial	-40	+85	°C
Operating	ТА	Industrial Plus	-40	+105	°C

Note:

1. VCC voltage during Read can operate across the min and max range but should not exceed ±10% of the programming (erase/write) voltage.



9.3 Power-Up Power-Down Timing and Requirements

PARAMETER	SYMBOL	SPEC	UNIT	
PARAMETER	STIVIBUL	MIN	MAX	UNII
VCC (min) to /CS Low	tVSL ⁽¹⁾	20		μs
Time Delay Before Write Instruction	tPUW ⁽¹⁾	5		ms
Write Inhibit Threshold Voltage	VWI ⁽¹⁾	1.0	2.0	V

Note:

1. These parameters are characterized only.




Figure 58a. Power-up Timing and Voltage Levels




Figure 58b. Power-up, Power-Down Requirement



9.4 DC Electrical Characteristics-

DADAMETED	SYMBOL	CONDITIONS		SPEC		UNIT	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNII	
Input Capacitance	CIN ⁽¹⁾	VIN = 0V ⁽¹⁾			6	pF	
Output Capacitance	Cout ⁽¹⁾	Vout = 0V ⁽¹⁾			8	pF	
Input Leakage	ILI				±2	μA	
I/O Leakage	ILO				±2	μA	
Standby Current	ICC1	/CS = VCC, VIN = GND or VCC		10	50	μA	
Power-down Current	Icc2	/CS = VCC, VIN = GND or VCC		1	15	μA	
Current Read Data / Dual /Quad 50MHz ⁽²⁾	Icc3	C = 0.1 VCC / 0.9 VCC DO = Open		8	15	mA	
Current Read Data / Dual /Quad 80MHz ⁽²⁾	Icc3	C = 0.1 VCC / 0.9 VCC DO = Open		10	18	mA	
Current Read Data / Dual Output Read/Quad Output Read 104MHz ⁽²⁾	Icc3	C = 0.1 VCC / 0.9 VCC DO = Open		12	20	mA	
Current Write Status Register	Icc4	/CS = VCC		20	25	mA	
Current Page Program	Icc5	/CS = VCC		20	25	mA	
Current Sector/Block Erase	Icc6	/CS = VCC		20	25	mA	
Current Chip Erase	Icc7	/CS = VCC		20	25	mA	
Input Low Voltage	VIL		-0.5		VCC x 0.3	V	
Input High Voltage	VIH		VCC x 0.7		VCC + 0.4	V	
Output Low Voltage	Vol	IOL = 100 μA			0.2	V	
Output High Voltage	Voн	IOH = -100 μA	VCC - 0.2			V	

Notes:

- 1. Tested on sample basis and specified through design and characterization data. TA = 25° C, VCC = 3.0V.
- 2. Checker Board Pattern.



9.5 AC Measurement Conditions

PARAMETER	SYMBOL	SF	UNIT	
PARAMETER	STWIBOL	MIN	MAX	UNIT
Load Capacitance	CL		30	pF
Input Rise and Fall Times	TR, TF		5	ns
Input Pulse Voltages	VIN	0.1 VCC to 0.9 VCC		V
Input Timing Reference Voltages	IN	0.3 VCC to 0.7 VCC		V
Output Timing Reference Voltages	Оит	0.5 VCC t	to 0.5 VCC	V

Note:

1. Output Hi-Z is defined as the point where data out is no longer driven.




Figure 59. AC Measurement I/O Waveform



9.6 AC Electrical Characteristics⁽⁶⁾

DESCRIPTION	SYMPOL	ALT		UNIT		
DESCRIPTION	SYMBOL	ALT	MIN	TYP	MAX	UNII
Clock frequency except for Read Data (03h) instructions (3.0V-3.6V)	F _R	f _{C1}	D.C.		133	MHz
Clock frequency except for Read Data (03h) instructions(2.7V-3.0V)	F _R	f _{C2}	D.C.		104	MHz
Clock frequency for Read Data instruction (03h)	fR		D.C.		50	MHz
Clock High, Low Time for all instructions except for Read Data (03h)	tCLH, tCLL ⁽¹⁾		45% PC			ns
Clock High, Low Time for Read Data (03h) instruction	tCRLH, tCRLL ⁽¹⁾		45% PC			ns
Clock Rise Time peak to peak	tCLCH ⁽²⁾		0.1			V/ns
Clock Fall Time peak to peak	tCHCL ⁽²⁾		0.1			V/ns
/CS Active Setup Time relative to CLK	tSLCH	tcss	3			ns
/CS Not Active Hold Time relative to CLK	tCHSL		3			ns
Data In Setup Time	tDVCH	tDSU	1			ns
Data In Hold Time	tCHDX	tDH	2			ns
/CS Active Hold Time relative to CLK	tchsh		3			ns
/CS Not Active Setup Time relative to CLK	tshch		3			ns
/CS Deselect Time (for Read)	tshsl1	tcsH	10			ns
/CS Deselect Time (for Erase or Program or Write)	tsHsL2	tcsH	50			ns
Output Disable Time	tshqz ⁽²⁾	tDIS			7	ns
Clock Low to Output Valid 2.7V-3.6V	tCLQV	tv			6	ns
Output Hold Time	tCLQX	tHO	1.5			ns

Continued – next page AC Electrical Characteristics (cont'd)




DESCRIPTION	SYMBOL	ALT		С	UNIT	
DESCRIPTION	STWIBOL		MIN	TYP	MAX	UNII
Write Protect Setup Time Before /CS Low	twhsL(3)		20			ns
Write Protect Hold Time After /CS High	tshwL(3)		100			ns
/CS High to Power-down Mode	tDP ⁽²⁾				3	μs
/CS High to Standby Mode without ID Read	tRES1 ⁽²⁾				3	μs
/CS High to Standby Mode with ID Read	tres2 ⁽²⁾				1.8	μs
/CS High to next Instruction after Suspend	tsus ⁽²⁾				20	μs
/CS High to next Instruction after Reset	tRST ⁽²⁾				30	μs
/RESET pin Low period to reset the device	tRESET ⁽²⁾		1 ⁽⁵⁾			μs
Write Status Register Time	tw			10	15	ms
Page Program Time	tPP			0.4	3	ms
Sector Erase Time (4KB)	tse			45	400	ms
Block Erase Time (32KB)	tBE ₁			120	1,600	ms
Block Erase Time (64KB)	tBE ₂			150	2,000	ms
Chip Erase Time	tCE			20	100	S


- 1. Clock high or Clock low must be more than or equal to 45%Pc. Pc=1/fC_(MAX)
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Only applicable as a constraint for a Write Status Register instruction when SRP=1.
- 4. It's possible to reset the device with shorter treset (as short as a few hundred ns), a 1us minimum is recommended to ensure reliable operation.
- 5. Tested on sample basis and specified through design and characterization data. TA = 25° C, VCC = 3.0V, 25% driver strength.
- 6. 4-bytes address alignment for Quad Read, start address from [A1,A0]=(0,0).




9.7 Serial Output Timing



9.8 Serial Input Timing




9.9 /WP Timing





10.PACKAGE SPECIFICATIONS


10.1 8-Pin SOIC 208-mil (Package Code SS)



Sumbal	Millimeters				Inches	Inches	
Symbol	Min	Nom	Max	Min	Nom	Max	
Α	1.75	1.95	2.16	0.069	0.077	0.085	
A1	0.05	0.15	0.25	0.002	0.006	0.010	
A2	1.70	1.80	1.91	0.067	0.071	0.075	
b	0.35	0.42	0.48	0.014	0.017	0.019	
С	0.19	0.20	0.25	0.007	0.008	0.010	
D	5.18	5.28	5.38	0.204	0.208	0.212	
D1	5.13	5.23	5.33	0.202	0.206	0.210	
E	5.18	5.28	5.38	0.204	0.208	0.212	
E1	5.13	5.23	5.33	0.202	0.206	0.210	
е	1.27 BSC				0.050 BSC		
Н	7.70	7.90	8.10	0.303	0.311	0.319	
L	0.50	0.65	0.80	0.020	0.026	0.031	
У			0.10			0.004	
θ	0°		8°	0°		8°	



10.2 8-Pad WSON 6x5-mm (Package Code ZP)




Cumbal	Millimeters			Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
А	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.35	0.40	0.48	0.014	0.016	0.019	
С		0.20 REF			0.008 REF		
D	5.90	6.00	6.10	0.232	0.236	0.240	
D2	3.35	3.40	3.45	0.132	0.134	0.136	
Е	4.90	5.00	5.10	0.193	0.197	0.201	
E2	4.25	4.30	4.35	0.167	0.169	0.171	
е		1.27 BSC		0.050 BSC			
L	0.55	0.60	0.65	0.022	0.024	0.026	
У	0.00		0.075	0.000		0.003	

Note:

The metal pad area on the bottom center of the package is not connected to any internal electrical signals. It can be left floating or connected to the device ground (GND pin). Avoid placement of exposed PCB vias under the pad.



10.3 8-Pad WSON 8x6mm (Package Code ZE)




SYMBOL	M	MILLIMETERS			INCHES		
STWIBOL	Min	Nom	Max	Min	Nom	Max	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.35	0.40	0.48	0.014	0.016	0.019	
С		0.20 Ref.			0.008 Ref.		
D	7.90	8.00	8.10	0.311	0.315	0.319	
D2	3.35	3.40	3.45	0.132	0.134	0.136	
E	5.90	6.00	6.10	0.232	0.236	0.240	
E2	4.25	4.30	4.35	0.167	0.169	0.171	
е	1.27 BSC				0.050 BSC		
L	0.45	0.50	0.55	0.018	0.020	0.022	
У	0.00		0.05	0.000		0.002	

Note:

The metal pad area on the bottom center of the package is not connected to any internal electrical signals. It can be left floating or connected to the device ground (GND pin). Avoid placement of exposed PCB vias under the pad.





10.4 8-Pad XSON 4x4x0.45-mm (Package Code XG)







10.5 16-Pin SOIC 300-mil (Package Code SF)











Cumbal		Millimeters	S		Inches	
Symbol	Min	Nom	Max	Min	Nom	Max
Α	2.36	2.49	2.64	0.093	0.098	0.104
A1	0.10		0.30	0.004		0.012
A2		2.31			0.091	
b	0.33	0.41	0.51	0.013	0.016	0.020
С	0.18	0.23	0.28	0.007	0.009	0.011
D	10.08	10.31	10.49	0.397	0.406	0.413
E	10.01	10.31	10.64	0.394	0.406	0.419
E1	7.39	7.49	7.59	0.291	0.295	0.299
е	1.27 BSC				0.050 BSC	
L	0.38	0.81	1.27	0.015	0.032	0.050
у			0.076			0.003
θ	0°		8°	0°		8°



10.7 24-Ball TFBGA 8x6-mm (Package Code TB, 5x5 Ball Array)






Note:


Ball land: 0.45mm. Ball Opening: 0.35mm PCB ball land suggested <= 0.35mm


Cumbal	Millimeters			Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
Α			1.20			0.047	
A1	0.26	0.31	0.36	0.010	0.012	0.014	
A2		0.85			0.033		
b	0.35	0.40	0.45	0.014	0.016	0.018	
D	7.90	8.00	8.10	0.311	0.315	0.319	
D1		4.00 BSC			0.157 BSC		
Е	5.90	6.00	6.10	0.232	0.236	0.240	
E1		4.00 BSC			0.157 BSC		
SE	1.00 TYP				0.039 TYP		
SD	1.00 TYP				0.039 TYP		
е	1.00 BSC				0.039 BSC		
CCC			0.10			0.0039	



10.8 24-Ball TFBGA 8x6-mm (Package Code TC, 6x4 ball array)








Note:

Ball land: 0.45mm. Ball Opening: 0.35mm PCB ball land suggested <= 0.35mm

Symbol	Millimeters			Inches		
Symbol	Min	Nom	Max	Min	Nom	Max
Α			1.20			0.047
A1	0.25	0.30	0.35	0.010	0.012	0.014
b	0.35	0.40	0.45	0.014	0.016	0.018
D	7.95	8.00	8.05	0.313	0.315	0.317
D1	5.00 BSC				0.197 BSC	
E	5.95	6.00	6.05	0.234	0.236	0.238
E1	3.00 BSC				0.118 BSC	
е	1.00 BSC				0.039 BSC	
ccc			0.10			0.039



10.9 12-Ball WLCSP (Package Code BY)



Cymbal		Millimeters			Inches		
Symbol	Min	Nom	Max	Min	Nom	Max	
Α	0.432	0.472	0.512	0.017	0.019	0.020	
A1	0.152	0.167	0.182	0.006	0.007	0.007	
С	0.280	0.305	0.330	0.012	0.013	0.014	
b	0.240	0.300	0.360	0.009	0.012	0.014	
D1		1.200			0.0472		
D2		0.301			0.0119		
D3		0.301			0.0119		
E1		2.200			0.0866		
E2		0.396			0.0156		
E3		0.396			0.0156		
eD		0.5 BSC			0.020 BSC		
еE	0.5 BSC				0.020 BSC		
aaa	0.10			0.004			
bbb	0.10			0.004			
ccc	0.03			0.001			
ddd		0.15			0.006		

Notes:

- 1. Dimension b is measured at the maximum solder bump diameter, parallel to primary datum C.
- 2. Dimension D and E; please contact Winbond for details.



11. ORDERING INFORMATION

Company Prefix	
W = Winbond	
Product Family	
25Q = SpiFlash Serial Flash Memory with	4KB sectors, Dual/Quad I/O
Product Number / Density	
64J = 64M-bit	
Supply Voltage	
V = 2.7V to 3.6V	
Package Type	
SS = 8-pin SOIC 208-mil ZP = WSON8 6x5-mm XG = XSON 4x4x0.45-mm TC = TFBGA 8x6-mm (6x4 ball array)	SF = 16-pin SOIC 300-mil ZE = WSON8 8x6-mm TB = TFBGA 8x6-mm (5x5 ball array) BY = 12-ball WLCSP
Temperature Range	
I = Industrial (-40°C to +85°C)	J = Industrial Plus (-40°C to +105°C)
Connection of 2 A	
Special Options(3,4)	
	Compliant, Halogen-free (TBBA), Antimony-Oxide-free Sb ₂ O ₃) er-2. Backward compatible to FV family.
N ⁽⁵⁾ = Green Package (Lead-free, RoHS C	Compliant, Halogen-free (TBBA), Antimony-Oxide-free Sb ₂ O ₃) er-2 & DRV=75%. Backward compatible to FV family.
	Compliant, Halogen-free (TBBA), Antimony-Oxide-free Sb ₂ O ₃) tus register-2. New device ID is used to identify JV family

Notes:

- 1. The "W" prefix is not included on the part marking.
- 2. Only the 2nd letter is used for the part marking; WSON package type ZP is not used for the part marking.
- 3. Standard bulk shipments are in Tube (shape E). Please specify alternate packing method, such as Tape and Reel (shape T) or Tray (shape S), when placing orders.
- 4. For shipments with OTP feature enabled, please specify when placing orders.
- 5. /HOLD function is disabled to support Standard, Dual and Quad I/O without user setting.
- 6. For DTR, QPI supporting, please refer to W25Q64JV-M DTR datasheet.



11.1 Valid Part Numbers and Top Side Marking

The following table provides the valid part numbers for the W25Q64JV SpiFlash Memory. Please contact Winbond for specific availability by density and package type. Winbond SpiFlash memories use a 12-digit Product Number for ordering. However, due to limited space, the Top Side Marking on all packages uses an abbreviated 10-digit number.

W25Q64JV-IQ/JQ valid part numbers:

PACKAGE TYPE	DENSITY	PRODUCT NUMBER	TOP SIDE MARKING
SS	64M-bit	W25Q64JVSSIQ	25Q64JVSIQ
SOIC-8 208-mil		W25Q64JVSSJQ	25Q64JVSJQ
SF	64M-bit	W25Q64JVSFIQ	25Q64JVFIQ
SOIC-16 300-mil		W25Q64JVSFJQ	25Q64JVFJQ
ZP ⁽¹⁾	64M-bit	W25Q64JVZPIQ	25Q64JVIQ
WSON-8 6x5-mm		W25Q64JVZPJQ	25Q64JVJQ
ZE ⁽¹⁾	64M-bit	W25Q64JVZEIQ	25Q64JVIQ
WSON-8 8x6-mm		W25Q64JVZEJQ	25Q64JVJQ
XG	64M-bit	W25Q64JVXGIQ	Q64JVXGIQ
XSON-8 4x4-mm		W25Q64JVXGJQ	Q64JVXGJQ
TB ⁽²⁾ TFBGA-24 8x6-mm (5x5 Ball Array)	64M-bit	W25Q64JVTBIQ W25Q64JVTBJQ	25Q64JVBIQ 25Q64JVBJQ
TC ⁽²⁾ TFBGA-24 8x6-mm (6x4 Ball Array)	64M-bit	W25Q64JVTCIQ W25Q64JVTCJQ	25Q64JVCIQ 25Q64JVCJQ
BY ⁽²⁾ 12-ball WLCSP	64M-bit	W25Q64JVBYIQ	6CJI •Qyw ⁽⁴⁾

PACKAGE TYPE	DENSITY	PRODUCT NUMBER	TOP SIDE MARKING
SS SOIC-8 208-mil	64M-bit	W25Q64JVSSIN	25Q64JVSIN
ZP ⁽¹⁾ WSON-8 6x5-mm	64M-bit	W25Q64JVZPIN	25Q64JVIN

W25Q64JV

W25Q64JV-IM/JM⁽³⁾ valid part numbers:

PACKAGE TYPE	DENSITY	PRODUCT NUMBER	TOP SIDE MARKING
SS	64M-bit	W25Q64JVSSIM	25Q64JVSIM
SOIC-8 208-mil		W25Q64JVSSJM	25Q64JVSJM
SF	64M-bit	W25Q64JVSFIM	25Q64JVFIM
SOIC-16 300-mil		W25Q64JVSFJM	25Q64JVFJM
ZP	64M-bit	W25Q64JVZPIM	25Q64JVIM
WSON-8 6x5-mm		W25Q64JVZPJM	25Q64JVJM
ZE ⁽¹⁾	64M-bit	W25Q64JVZEIM	25Q64JVIM
WSON-8 8x6-mm		W25Q64JVZEJM	25Q64JVJM
XG	64M-bit	W25Q64JVXGIM	Q64JVXGIM
XSON-8 4x4-mm		W25Q64JVXGJM	Q64JVXGJM
TB ⁽²⁾ TFBGA-24 8x6-mm (5x5 Ball Array)	64M-bit	W25Q64JVTBIM	25Q64JVBIM

Note:

- 1. For WSON packages, the package type ZP and ZE is not used in the top side marking.
- 2. These package types are special order, please contact Winbond for more information
- 3. For DTR, QPI supporting, please refer to W25Q64JV-M DTR datasheet.
- 4. yw: year/ week.



12. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
Α	2015/01/07		New Create Datasheet
В	2016/04/12		Removed "Preliminary"
С	2016/06/03	16 73-76	Updated QE description Added TFBGA information
D	2016/08/30	4 8	Added data retention Added TFBGA 5X5
Е	2016/10/24		Removed PDIP 8 information
F	2016/11/15	12	Updated Status Register-1 table
G	2016/12/14	4-5, 67, 71-72	Updated XSON package information
Н	2017/05/11	20, 73-74	Updated /WP information Updated W25Q64JV-IM order information
I	2017/11/22	8, 72-75	Added WLCSP package type
J	2018/03/27	12, 13 61,63,64 4, 74-76	Updated OTP Notice and SR1 Figure Updated ICC3, tPP, tSLCH, tCHSL, tDVCH, tCHDX Added industrial plus information
Н	2021/03/21	16 16,17,75,75	Updated LB typo Added DRV@75% information

Trademarks

Winbond and SpiFlash are trademarks of Winbond Electronics Corporation. All other marks are the property of their respective owner.

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

Information in this document is provided solely in connection with Winbond products. Winbond reserves the right to make changes, corrections, modifications or improvements to this document and the products and services described herein at any time, without notice.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.